|
@@ -1,598 +0,0 @@
|
|
-/**
|
|
|
|
- ******************************************************************************
|
|
|
|
- * @file stm32f4x7_eth_bsp.c
|
|
|
|
- * @author MCD Application Team
|
|
|
|
- * @version V1.1.0
|
|
|
|
- * @date 31-July-2013
|
|
|
|
- * @brief STM32F4x7 Ethernet hardware configuration.
|
|
|
|
- ******************************************************************************
|
|
|
|
- * @attention
|
|
|
|
- *
|
|
|
|
- * <h2><center>© COPYRIGHT 2013 STMicroelectronics</center></h2>
|
|
|
|
- *
|
|
|
|
- * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
|
|
|
- * You may not use this file except in compliance with the License.
|
|
|
|
- * You may obtain a copy of the License at:
|
|
|
|
- *
|
|
|
|
- * http://www.st.com/software_license_agreement_liberty_v2
|
|
|
|
- *
|
|
|
|
- * Unless required by applicable law or agreed to in writing, software
|
|
|
|
- * distributed under the License is distributed on an "AS IS" BASIS,
|
|
|
|
- * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
|
|
- * See the License for the specific language governing permissions and
|
|
|
|
- * limitations under the License.
|
|
|
|
- *
|
|
|
|
- ******************************************************************************
|
|
|
|
- */
|
|
|
|
-
|
|
|
|
-/* Includes ------------------------------------------------------------------*/
|
|
|
|
-#include "lwip/opt.h"
|
|
|
|
-#include "stm32f4x7_eth.h"
|
|
|
|
-#include "stm32f4x7_eth_bsp.h"
|
|
|
|
-#include "main_lwip.h"
|
|
|
|
-#include "netif.h"
|
|
|
|
-#include "netconf.h"
|
|
|
|
-#include "lwip/dhcp.h"
|
|
|
|
-
|
|
|
|
-//#include "param.h" /* 需要使用存储在 EEPROM中的网络参数 */
|
|
|
|
-
|
|
|
|
-/* Private typedef -----------------------------------------------------------*/
|
|
|
|
-/* Private define ------------------------------------------------------------*/
|
|
|
|
-/* Private macro -------------------------------------------------------------*/
|
|
|
|
-/* Private variables ---------------------------------------------------------*/
|
|
|
|
-ETH_InitTypeDef ETH_InitStructure;
|
|
|
|
-__IO uint32_t EthStatus = 0;
|
|
|
|
-extern struct netif gnetif;
|
|
|
|
-#ifdef USE_DHCP
|
|
|
|
-extern __IO uint8_t DHCP_state;
|
|
|
|
-#endif /* LWIP_DHCP */
|
|
|
|
-
|
|
|
|
-/* Private function prototypes -----------------------------------------------*/
|
|
|
|
-// static void ETH_GPIO_Config(void);
|
|
|
|
-static void ETH_GPIO_Config_RMII(void);
|
|
|
|
-static void ETH_MACDMA_Config(void);
|
|
|
|
-
|
|
|
|
-extern void bsp_DelayMS(uint32_t n);
|
|
|
|
-
|
|
|
|
-/* Private functions ---------------------------------------------------------*/
|
|
|
|
-
|
|
|
|
-/**
|
|
|
|
- * @brief Inserts a delay time.
|
|
|
|
- * @param nCount: number of 10ms periods to wait for.
|
|
|
|
- * @retval None
|
|
|
|
- */
|
|
|
|
-void ETH_Delay10ms(uint32_t nCount)
|
|
|
|
-{
|
|
|
|
-#if 1
|
|
|
|
- bsp_DelayMS(nCount * 10);
|
|
|
|
-#else
|
|
|
|
- bsp_GetRunTime() / 10
|
|
|
|
-
|
|
|
|
- /* Capture the current local time */
|
|
|
|
- timingdelay = bsp_GetRunTime() / 10 + nCount;
|
|
|
|
-
|
|
|
|
- /* wait until the desired delay finish */
|
|
|
|
- while (timingdelay > LocalTime)
|
|
|
|
- {
|
|
|
|
- ;
|
|
|
|
- }
|
|
|
|
-#endif
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-/**
|
|
|
|
- * @brief ETH_BSP_Config
|
|
|
|
- * @param None
|
|
|
|
- * @retval None
|
|
|
|
- */
|
|
|
|
-void ETH_BSP_Config(void)
|
|
|
|
-{
|
|
|
|
-#if 0 /* armfly : 我们在 bsp_timer.c 文件配置 systick 中断 */
|
|
|
|
- RCC_ClocksTypeDef RCC_Clocks;
|
|
|
|
-
|
|
|
|
- /***************************************************************************
|
|
|
|
- NOTE:
|
|
|
|
- When using Systick to manage the delay in Ethernet driver, the Systick
|
|
|
|
- must be configured before Ethernet initialization and, the interrupt
|
|
|
|
- priority should be the highest one.
|
|
|
|
- *****************************************************************************/
|
|
|
|
-
|
|
|
|
- /* Configure Systick clock source as HCLK */
|
|
|
|
- SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
|
|
|
|
-
|
|
|
|
- /* SystTick configuration: an interrupt every 10ms */
|
|
|
|
- RCC_GetClocksFreq(&RCC_Clocks);
|
|
|
|
- SysTick_Config(RCC_Clocks.HCLK_Frequency / 100);
|
|
|
|
-
|
|
|
|
- /* Set Systick interrupt priority to 0*/
|
|
|
|
- NVIC_SetPriority (SysTick_IRQn, 0);
|
|
|
|
-#endif
|
|
|
|
-
|
|
|
|
- /* 打印调试信息 */
|
|
|
|
- lwip_printf("LwIP Enter ETH_BSP_Config()\r\n");
|
|
|
|
-
|
|
|
|
- /* Configure the GPIO ports for ethernet pins */
|
|
|
|
- // ETH_GPIO_Config();
|
|
|
|
- ETH_GPIO_Config_RMII();
|
|
|
|
-
|
|
|
|
- /* Configure the Ethernet MAC/DMA */
|
|
|
|
- ETH_MACDMA_Config();
|
|
|
|
-
|
|
|
|
- /* Read PHY status register: Get Ethernet link status */
|
|
|
|
- if (ETH_ReadPHYRegister(DP83848_PHY_ADDRESS, PHY_SR) & 1)
|
|
|
|
- {
|
|
|
|
- EthStatus |= ETH_LINK_FLAG;
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- /* Configure the PHY to generate an interrupt on change of link status */
|
|
|
|
- Eth_Link_PHYITConfig(DP83848_PHY_ADDRESS);
|
|
|
|
-
|
|
|
|
- /* Configure the EXTI for Ethernet link status. */
|
|
|
|
- Eth_Link_EXTIConfig();
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-/**
|
|
|
|
- * @brief Configures the Ethernet Interface
|
|
|
|
- * @param None
|
|
|
|
- * @retval None
|
|
|
|
- */
|
|
|
|
-static void ETH_MACDMA_Config(void)
|
|
|
|
-{
|
|
|
|
- /* 打印调试信息 */
|
|
|
|
- lwip_printf("LwIP Enter ETH_MACDMA_Config()\r\n");
|
|
|
|
-
|
|
|
|
- /* Enable ETHERNET clock */
|
|
|
|
- RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_ETH_MAC | RCC_AHB1Periph_ETH_MAC_Tx |
|
|
|
|
- RCC_AHB1Periph_ETH_MAC_Rx,
|
|
|
|
- ENABLE);
|
|
|
|
-
|
|
|
|
- /* Reset ETHERNET on AHB Bus */
|
|
|
|
- ETH_DeInit();
|
|
|
|
-
|
|
|
|
- /* Software reset */
|
|
|
|
- ETH_SoftwareReset();
|
|
|
|
-
|
|
|
|
- /* Wait for software reset */
|
|
|
|
- while (ETH_GetSoftwareResetStatus() == SET)
|
|
|
|
- ;
|
|
|
|
-
|
|
|
|
- /* ETHERNET Configuration --------------------------------------------------*/
|
|
|
|
- /* Call ETH_StructInit if you don't like to configure all ETH_InitStructure parameter */
|
|
|
|
- ETH_StructInit(Ð_InitStructure);
|
|
|
|
-
|
|
|
|
- /* Fill ETH_InitStructure parametrs */
|
|
|
|
- /*------------------------ MAC -----------------------------------*/
|
|
|
|
- ETH_InitStructure.ETH_AutoNegotiation = ETH_AutoNegotiation_Enable;
|
|
|
|
- // ETH_InitStructure.ETH_AutoNegotiation = ETH_AutoNegotiation_Disable;
|
|
|
|
- // ETH_InitStructure.ETH_Speed = ETH_Speed_10M;
|
|
|
|
- // ETH_InitStructure.ETH_Mode = ETH_Mode_FullDuplex;
|
|
|
|
-
|
|
|
|
- ETH_InitStructure.ETH_LoopbackMode = ETH_LoopbackMode_Disable;
|
|
|
|
- ETH_InitStructure.ETH_RetryTransmission = ETH_RetryTransmission_Disable;
|
|
|
|
- ETH_InitStructure.ETH_AutomaticPadCRCStrip = ETH_AutomaticPadCRCStrip_Disable;
|
|
|
|
- ETH_InitStructure.ETH_ReceiveAll = ETH_ReceiveAll_Disable;
|
|
|
|
- ETH_InitStructure.ETH_BroadcastFramesReception = ETH_BroadcastFramesReception_Enable;
|
|
|
|
- ETH_InitStructure.ETH_PromiscuousMode = ETH_PromiscuousMode_Disable;
|
|
|
|
- ETH_InitStructure.ETH_MulticastFramesFilter = ETH_MulticastFramesFilter_Perfect;
|
|
|
|
- ETH_InitStructure.ETH_UnicastFramesFilter = ETH_UnicastFramesFilter_Perfect;
|
|
|
|
-#ifdef CHECKSUM_BY_HARDWARE
|
|
|
|
- ETH_InitStructure.ETH_ChecksumOffload = ETH_ChecksumOffload_Enable;
|
|
|
|
-#endif
|
|
|
|
-
|
|
|
|
- /*------------------------ DMA -----------------------------------------*/
|
|
|
|
- /* When we use the Checksum offload feature, we need to enable the Store and Forward mode:
|
|
|
|
- the store and forward guarantee that a whole frame is stored in the FIFO, so the MAC can insert/verify the checksum,
|
|
|
|
- if the checksum is OK the DMA can handle the frame otherwise the frame is dropped */
|
|
|
|
- ETH_InitStructure.ETH_DropTCPIPChecksumErrorFrame = ETH_DropTCPIPChecksumErrorFrame_Enable;
|
|
|
|
- ETH_InitStructure.ETH_ReceiveStoreForward = ETH_ReceiveStoreForward_Enable;
|
|
|
|
- ETH_InitStructure.ETH_TransmitStoreForward = ETH_TransmitStoreForward_Enable;
|
|
|
|
-
|
|
|
|
- ETH_InitStructure.ETH_ForwardErrorFrames = ETH_ForwardErrorFrames_Disable;
|
|
|
|
- ETH_InitStructure.ETH_ForwardUndersizedGoodFrames = ETH_ForwardUndersizedGoodFrames_Disable;
|
|
|
|
- ETH_InitStructure.ETH_SecondFrameOperate = ETH_SecondFrameOperate_Enable;
|
|
|
|
- ETH_InitStructure.ETH_AddressAlignedBeats = ETH_AddressAlignedBeats_Enable;
|
|
|
|
- ETH_InitStructure.ETH_FixedBurst = ETH_FixedBurst_Enable;
|
|
|
|
- ETH_InitStructure.ETH_RxDMABurstLength = ETH_RxDMABurstLength_32Beat;
|
|
|
|
- ETH_InitStructure.ETH_TxDMABurstLength = ETH_TxDMABurstLength_32Beat;
|
|
|
|
- ETH_InitStructure.ETH_DMAArbitration = ETH_DMAArbitration_RoundRobin_RxTx_2_1;
|
|
|
|
-
|
|
|
|
- /* 打印调试信息 */
|
|
|
|
- lwip_printf("LwIP Enter ETH_Init()\r\n");
|
|
|
|
-
|
|
|
|
- /* Configure Ethernet */
|
|
|
|
- EthStatus = ETH_Init(Ð_InitStructure, DP83848_PHY_ADDRESS);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-/**
|
|
|
|
- * @brief Configures the different GPIO ports.
|
|
|
|
- * @param None
|
|
|
|
- * @retval None
|
|
|
|
- */
|
|
|
|
-static void ETH_GPIO_Config_RMII(void)
|
|
|
|
-{
|
|
|
|
- GPIO_InitTypeDef GPIO_InitStructure;
|
|
|
|
-
|
|
|
|
- /* 安富莱STM32-F4开发板网卡接口采用RMII
|
|
|
|
- PA1/ETH_RMII_RX_CLK
|
|
|
|
- PA2/ETH_MDIO
|
|
|
|
- PA7/RMII_CRS_DV
|
|
|
|
- PC1/ETH_MDC
|
|
|
|
- PC4/ETH_RMII_RX_D0
|
|
|
|
- PC5/ETH_RMII_RX_D1
|
|
|
|
- PG11/ETH_RMII_TX_EN
|
|
|
|
- PG13/FSMC_A24/ETH_RMII_TXD0
|
|
|
|
- PG14/ETH_RMII_TXD1
|
|
|
|
-
|
|
|
|
- PH6/MII_INT
|
|
|
|
- */
|
|
|
|
- /* Enable GPIOs clocks */
|
|
|
|
- RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOG |
|
|
|
|
- RCC_AHB1Periph_GPIOH,
|
|
|
|
- ENABLE);
|
|
|
|
-
|
|
|
|
- /* Enable SYSCFG clock */
|
|
|
|
- RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
|
|
|
|
-
|
|
|
|
- SYSCFG_ETH_MediaInterfaceConfig(SYSCFG_ETH_MediaInterface_RMII);
|
|
|
|
-
|
|
|
|
- /* Configure PA1, PA2 and PA7 */
|
|
|
|
- GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
|
|
|
|
- GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
|
|
|
|
- GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
|
|
|
- GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
|
|
|
|
- GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_7;
|
|
|
|
- GPIO_Init(GPIOA, &GPIO_InitStructure);
|
|
|
|
-
|
|
|
|
- GPIO_PinAFConfig(GPIOA, GPIO_PinSource1, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_ETH);
|
|
|
|
-
|
|
|
|
- /* Configure PC1, PC4 and PC5 */
|
|
|
|
- GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_4 | GPIO_Pin_5;
|
|
|
|
- GPIO_Init(GPIOC, &GPIO_InitStructure);
|
|
|
|
- GPIO_PinAFConfig(GPIOC, GPIO_PinSource1, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOC, GPIO_PinSource4, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOC, GPIO_PinSource5, GPIO_AF_ETH);
|
|
|
|
-
|
|
|
|
- /* Configure PG11, PG14 and PG13 */
|
|
|
|
- GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_13 | GPIO_Pin_14;
|
|
|
|
- GPIO_Init(GPIOG, &GPIO_InitStructure);
|
|
|
|
- GPIO_PinAFConfig(GPIOG, GPIO_PinSource11, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOG, GPIO_PinSource13, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOG, GPIO_PinSource14, GPIO_AF_ETH);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-/**
|
|
|
|
- * @brief Configures the different GPIO ports.
|
|
|
|
- * @param None
|
|
|
|
- * @retval None
|
|
|
|
- */
|
|
|
|
-void ETH_GPIO_Config_MII(void) /* armfly : 更名备份 */
|
|
|
|
-{
|
|
|
|
- GPIO_InitTypeDef GPIO_InitStructure;
|
|
|
|
-
|
|
|
|
- /* Enable GPIOs clocks */
|
|
|
|
- RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOB |
|
|
|
|
- RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOI |
|
|
|
|
- RCC_AHB1Periph_GPIOG | RCC_AHB1Periph_GPIOH |
|
|
|
|
- RCC_AHB1Periph_GPIOF,
|
|
|
|
- ENABLE);
|
|
|
|
-
|
|
|
|
- /* Enable SYSCFG clock */
|
|
|
|
- RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
|
|
|
|
-
|
|
|
|
- /* Configure MCO (PA8) */
|
|
|
|
- GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
|
|
|
|
- GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
|
|
|
|
- GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
|
|
|
|
- GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
|
|
|
- GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
|
|
|
|
- GPIO_Init(GPIOA, &GPIO_InitStructure);
|
|
|
|
-
|
|
|
|
- /* MII/RMII Media interface selection --------------------------------------*/
|
|
|
|
-#ifdef MII_MODE /* Mode MII with STM324xx-EVAL */
|
|
|
|
-#ifdef PHY_CLOCK_MCO
|
|
|
|
-
|
|
|
|
- /* Output HSE clock (25MHz) on MCO pin (PA8) to clock the PHY */
|
|
|
|
- RCC_MCO1Config(RCC_MCO1Source_HSE, RCC_MCO1Div_1);
|
|
|
|
-#endif /* PHY_CLOCK_MCO */
|
|
|
|
-
|
|
|
|
- SYSCFG_ETH_MediaInterfaceConfig(SYSCFG_ETH_MediaInterface_MII);
|
|
|
|
-#elif defined RMII_MODE /* Mode RMII with STM324xx-EVAL */
|
|
|
|
-
|
|
|
|
- SYSCFG_ETH_MediaInterfaceConfig(SYSCFG_ETH_MediaInterface_RMII);
|
|
|
|
-#endif
|
|
|
|
-
|
|
|
|
- /* Ethernet pins configuration ************************************************/
|
|
|
|
- /*
|
|
|
|
- ETH_MDIO -------------------------> PA2
|
|
|
|
- ETH_MDC --------------------------> PC1
|
|
|
|
- ETH_PPS_OUT ----------------------> PB5
|
|
|
|
- ETH_MII_CRS ----------------------> PH2
|
|
|
|
- ETH_MII_COL ----------------------> PH3
|
|
|
|
- ETH_MII_RX_ER --------------------> PI10
|
|
|
|
- ETH_MII_RXD2 ---------------------> PH6
|
|
|
|
- ETH_MII_RXD3 ---------------------> PH7
|
|
|
|
- ETH_MII_TX_CLK -------------------> PC3
|
|
|
|
- ETH_MII_TXD2 ---------------------> PC2
|
|
|
|
- ETH_MII_TXD3 ---------------------> PB8
|
|
|
|
- ETH_MII_RX_CLK/ETH_RMII_REF_CLK---> PA1
|
|
|
|
- ETH_MII_RX_DV/ETH_RMII_CRS_DV ----> PA7
|
|
|
|
- ETH_MII_RXD0/ETH_RMII_RXD0 -------> PC4
|
|
|
|
- ETH_MII_RXD1/ETH_RMII_RXD1 -------> PC5
|
|
|
|
- ETH_MII_TX_EN/ETH_RMII_TX_EN -----> PG11
|
|
|
|
- ETH_MII_TXD0/ETH_RMII_TXD0 -------> PG13
|
|
|
|
- ETH_MII_TXD1/ETH_RMII_TXD1 -------> PG14
|
|
|
|
- */
|
|
|
|
-
|
|
|
|
- /* Configure PA1, PA2 and PA7 */
|
|
|
|
- GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_7;
|
|
|
|
- GPIO_Init(GPIOA, &GPIO_InitStructure);
|
|
|
|
- GPIO_PinAFConfig(GPIOA, GPIO_PinSource1, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_ETH);
|
|
|
|
-
|
|
|
|
- /* Configure PB5 and PB8 */
|
|
|
|
- GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_8;
|
|
|
|
- GPIO_Init(GPIOB, &GPIO_InitStructure);
|
|
|
|
- GPIO_PinAFConfig(GPIOB, GPIO_PinSource5, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_ETH);
|
|
|
|
-
|
|
|
|
- /* Configure PC1, PC2, PC3, PC4 and PC5 */
|
|
|
|
- GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5;
|
|
|
|
- GPIO_Init(GPIOC, &GPIO_InitStructure);
|
|
|
|
- GPIO_PinAFConfig(GPIOC, GPIO_PinSource1, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOC, GPIO_PinSource2, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOC, GPIO_PinSource3, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOC, GPIO_PinSource4, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOC, GPIO_PinSource5, GPIO_AF_ETH);
|
|
|
|
-
|
|
|
|
- /* Configure PG11, PG14 and PG13 */
|
|
|
|
- GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_13 | GPIO_Pin_14;
|
|
|
|
- GPIO_Init(GPIOG, &GPIO_InitStructure);
|
|
|
|
- GPIO_PinAFConfig(GPIOG, GPIO_PinSource11, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOG, GPIO_PinSource13, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOG, GPIO_PinSource14, GPIO_AF_ETH);
|
|
|
|
-
|
|
|
|
- /* Configure PH2, PH3, PH6, PH7 */
|
|
|
|
- GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_6 | GPIO_Pin_7;
|
|
|
|
- GPIO_Init(GPIOH, &GPIO_InitStructure);
|
|
|
|
- GPIO_PinAFConfig(GPIOH, GPIO_PinSource2, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOH, GPIO_PinSource3, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOH, GPIO_PinSource6, GPIO_AF_ETH);
|
|
|
|
- GPIO_PinAFConfig(GPIOH, GPIO_PinSource7, GPIO_AF_ETH);
|
|
|
|
-
|
|
|
|
- /* Configure PI10 */
|
|
|
|
- GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
|
|
|
|
- GPIO_Init(GPIOI, &GPIO_InitStructure);
|
|
|
|
- GPIO_PinAFConfig(GPIOI, GPIO_PinSource10, GPIO_AF_ETH);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-/**
|
|
|
|
- * @brief Configure the PHY to generate an interrupt on change of link status.
|
|
|
|
- * @param PHYAddress: external PHY address
|
|
|
|
- * @retval None
|
|
|
|
- */
|
|
|
|
-uint32_t Eth_Link_PHYITConfig(uint16_t PHYAddress)
|
|
|
|
-{
|
|
|
|
- uint16_t tmpreg = 0;
|
|
|
|
-
|
|
|
|
- /* Read MICR register */
|
|
|
|
- tmpreg = ETH_ReadPHYRegister(PHYAddress, PHY_MICR);
|
|
|
|
-
|
|
|
|
- /* Enable output interrupt events to signal via the INT pin */
|
|
|
|
- tmpreg |= (uint16_t)(PHY_MICR_INT_EN | PHY_MICR_INT_OE);
|
|
|
|
- if (!(ETH_WritePHYRegister(PHYAddress, PHY_MICR, tmpreg)))
|
|
|
|
- {
|
|
|
|
- /* Return ERROR in case of write timeout */
|
|
|
|
- return ETH_ERROR;
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- /* Read MISR register */
|
|
|
|
- tmpreg = ETH_ReadPHYRegister(PHYAddress, PHY_MISR);
|
|
|
|
-
|
|
|
|
- /* Enable Interrupt on change of link status */
|
|
|
|
- tmpreg |= (uint16_t)PHY_MISR_LINK_INT_EN;
|
|
|
|
- if (!(ETH_WritePHYRegister(PHYAddress, PHY_MISR, tmpreg)))
|
|
|
|
- {
|
|
|
|
- /* Return ERROR in case of write timeout */
|
|
|
|
- return ETH_ERROR;
|
|
|
|
- }
|
|
|
|
- /* Return SUCCESS */
|
|
|
|
- return ETH_SUCCESS;
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-/**
|
|
|
|
- * @brief EXTI configuration for Ethernet link status.
|
|
|
|
- * @param PHYAddress: external PHY address
|
|
|
|
- * @retval None
|
|
|
|
- */
|
|
|
|
-void Eth_Link_EXTIConfig(void)
|
|
|
|
-{
|
|
|
|
- GPIO_InitTypeDef GPIO_InitStructure;
|
|
|
|
- EXTI_InitTypeDef EXTI_InitStructure;
|
|
|
|
- NVIC_InitTypeDef NVIC_InitStructure;
|
|
|
|
-
|
|
|
|
- /* Enable the INT (PB14) Clock */
|
|
|
|
- RCC_AHB1PeriphClockCmd(ETH_LINK_GPIO_CLK, ENABLE);
|
|
|
|
- RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
|
|
|
|
-
|
|
|
|
- /* Configure INT pin as input */
|
|
|
|
- GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
|
|
|
|
- GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
|
|
|
|
- GPIO_InitStructure.GPIO_Pin = ETH_LINK_PIN;
|
|
|
|
- GPIO_Init(ETH_LINK_GPIO_PORT, &GPIO_InitStructure);
|
|
|
|
-
|
|
|
|
- /* Connect EXTI Line to INT Pin */
|
|
|
|
- SYSCFG_EXTILineConfig(ETH_LINK_EXTI_PORT_SOURCE, ETH_LINK_EXTI_PIN_SOURCE);
|
|
|
|
-
|
|
|
|
- /* Configure EXTI line */
|
|
|
|
- EXTI_InitStructure.EXTI_Line = ETH_LINK_EXTI_LINE;
|
|
|
|
- EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
|
|
|
|
- EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
|
|
|
|
- EXTI_InitStructure.EXTI_LineCmd = ENABLE;
|
|
|
|
- EXTI_Init(&EXTI_InitStructure);
|
|
|
|
-
|
|
|
|
- /* Enable and set the EXTI interrupt to priority 1*/
|
|
|
|
- NVIC_InitStructure.NVIC_IRQChannel = EXTI15_10_IRQn;
|
|
|
|
- NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
|
|
|
|
- NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
|
|
|
- NVIC_Init(&NVIC_InitStructure);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-/**
|
|
|
|
- * @brief This function handles Ethernet link status.
|
|
|
|
- * @param None
|
|
|
|
- * @retval None
|
|
|
|
- */
|
|
|
|
-void Eth_Link_ITHandler(uint16_t PHYAddress)
|
|
|
|
-{
|
|
|
|
- /* Check whether the link interrupt has occurred or not */
|
|
|
|
- if (((ETH_ReadPHYRegister(PHYAddress, PHY_MISR)) & PHY_LINK_STATUS) != 0)
|
|
|
|
- {
|
|
|
|
- if ((ETH_ReadPHYRegister(PHYAddress, PHY_SR) & 1))
|
|
|
|
- {
|
|
|
|
- netif_set_link_up(&gnetif);
|
|
|
|
- }
|
|
|
|
- else
|
|
|
|
- {
|
|
|
|
- netif_set_link_down(&gnetif);
|
|
|
|
- }
|
|
|
|
- }
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-/**
|
|
|
|
- * @brief Link callback function, this function is called on change of link status.
|
|
|
|
- * @param The network interface
|
|
|
|
- * @retval None
|
|
|
|
- */
|
|
|
|
-void ETH_link_callback(struct netif *netif)
|
|
|
|
-{
|
|
|
|
- __IO uint32_t timeout = 0;
|
|
|
|
- uint32_t tmpreg;
|
|
|
|
- uint16_t RegValue;
|
|
|
|
- struct ip4_addr ipaddr;
|
|
|
|
- struct ip4_addr netmask;
|
|
|
|
- struct ip4_addr gw;
|
|
|
|
-
|
|
|
|
- if (netif_is_link_up(netif))
|
|
|
|
- {
|
|
|
|
- /* Restart the auto-negotiation */
|
|
|
|
- if (ETH_InitStructure.ETH_AutoNegotiation != ETH_AutoNegotiation_Disable)
|
|
|
|
- {
|
|
|
|
- /* Reset Timeout counter */
|
|
|
|
- timeout = 0;
|
|
|
|
-
|
|
|
|
- /* Enable auto-negotiation */
|
|
|
|
- ETH_WritePHYRegister(DP83848_PHY_ADDRESS, PHY_BCR, PHY_AutoNegotiation);
|
|
|
|
-
|
|
|
|
- /* Wait until the auto-negotiation will be completed */
|
|
|
|
- do
|
|
|
|
- {
|
|
|
|
- timeout++;
|
|
|
|
- } while (!(ETH_ReadPHYRegister(DP83848_PHY_ADDRESS, PHY_BSR) & PHY_AutoNego_Complete) && (timeout < (uint32_t)PHY_READ_TO));
|
|
|
|
-
|
|
|
|
- /* Reset Timeout counter */
|
|
|
|
- timeout = 0;
|
|
|
|
-
|
|
|
|
- /* Read the result of the auto-negotiation */
|
|
|
|
- RegValue = ETH_ReadPHYRegister(DP83848_PHY_ADDRESS, PHY_SR);
|
|
|
|
-
|
|
|
|
- /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
|
|
|
|
- if ((RegValue & PHY_DUPLEX_STATUS) != (uint16_t)RESET)
|
|
|
|
- {
|
|
|
|
- /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
|
|
|
|
- ETH_InitStructure.ETH_Mode = ETH_Mode_FullDuplex;
|
|
|
|
- }
|
|
|
|
- else
|
|
|
|
- {
|
|
|
|
- /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
|
|
|
|
- ETH_InitStructure.ETH_Mode = ETH_Mode_HalfDuplex;
|
|
|
|
- }
|
|
|
|
- /* Configure the MAC with the speed fixed by the auto-negotiation process */
|
|
|
|
- if (RegValue & PHY_SPEED_STATUS)
|
|
|
|
- {
|
|
|
|
- /* Set Ethernet speed to 10M following the auto-negotiation */
|
|
|
|
- ETH_InitStructure.ETH_Speed = ETH_Speed_10M;
|
|
|
|
- }
|
|
|
|
- else
|
|
|
|
- {
|
|
|
|
- /* Set Ethernet speed to 100M following the auto-negotiation */
|
|
|
|
- ETH_InitStructure.ETH_Speed = ETH_Speed_100M;
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- /*------------------------ ETHERNET MACCR Re-Configuration --------------------*/
|
|
|
|
- /* Get the ETHERNET MACCR value */
|
|
|
|
- tmpreg = ETH->MACCR;
|
|
|
|
-
|
|
|
|
- /* Set the FES bit according to ETH_Speed value */
|
|
|
|
- /* Set the DM bit according to ETH_Mode value */
|
|
|
|
- tmpreg |= (uint32_t)(ETH_InitStructure.ETH_Speed | ETH_InitStructure.ETH_Mode);
|
|
|
|
-
|
|
|
|
- /* Write to ETHERNET MACCR */
|
|
|
|
- ETH->MACCR = (uint32_t)tmpreg;
|
|
|
|
-
|
|
|
|
- _eth_delay_(ETH_REG_WRITE_DELAY);
|
|
|
|
-
|
|
|
|
- tmpreg = ETH->MACCR;
|
|
|
|
- ETH->MACCR = tmpreg;
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- /* Restart MAC interface */
|
|
|
|
- ETH_Start();
|
|
|
|
-
|
|
|
|
-#ifdef USE_DHCP
|
|
|
|
- ipaddr.addr = 0;
|
|
|
|
- netmask.addr = 0;
|
|
|
|
- gw.addr = 0;
|
|
|
|
- DHCP_state = DHCP_START;
|
|
|
|
-#else
|
|
|
|
- IP4_ADDR(&ipaddr, IP_ADDR0, IP_ADDR1, IP_ADDR2, IP_ADDR3);
|
|
|
|
- IP4_ADDR(&netmask, NETMASK_ADDR0, NETMASK_ADDR1, NETMASK_ADDR2, NETMASK_ADDR3);
|
|
|
|
- IP4_ADDR(&gw, GW_ADDR0, GW_ADDR1, GW_ADDR2, GW_ADDR3);
|
|
|
|
-#endif /* USE_DHCP */
|
|
|
|
-
|
|
|
|
- netif_set_addr(&gnetif, &ipaddr, &netmask, &gw);
|
|
|
|
-
|
|
|
|
- /* When the netif is fully configured this function must be called.*/
|
|
|
|
- netif_set_up(&gnetif);
|
|
|
|
-
|
|
|
|
- /* 打印调试信息 */
|
|
|
|
- lwip_printf("LwIP Network Cable is now connected \r\n");
|
|
|
|
-
|
|
|
|
-#ifndef USE_DHCP
|
|
|
|
- /* Display static IP address */
|
|
|
|
- lwip_printf("LwIP Static IP address = %d.%d.%d.%d \r\n", IP_ADDR0, IP_ADDR1, IP_ADDR2, IP_ADDR3);
|
|
|
|
-#endif /* USE_DHCP */
|
|
|
|
- }
|
|
|
|
- else
|
|
|
|
- {
|
|
|
|
- ETH_Stop();
|
|
|
|
-#ifdef USE_DHCP
|
|
|
|
- DHCP_state = DHCP_LINK_DOWN;
|
|
|
|
- dhcp_stop(netif);
|
|
|
|
-#endif /* USE_DHCP */
|
|
|
|
-
|
|
|
|
- /* When the netif link is down this function must be called.*/
|
|
|
|
- netif_set_down(&gnetif);
|
|
|
|
-
|
|
|
|
- /* 打印调试信息 */
|
|
|
|
- lwip_printf("LwIP Network Cable is unplugged \r\n");
|
|
|
|
- }
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-/**
|
|
|
|
- * @brief PHY外部中断服务程序
|
|
|
|
- * @param 无
|
|
|
|
- * @retval 无
|
|
|
|
- */
|
|
|
|
-void EXTI15_10_IRQHandler(void)
|
|
|
|
-{
|
|
|
|
- if (EXTI_GetITStatus(ETH_LINK_EXTI_LINE) != RESET)
|
|
|
|
- {
|
|
|
|
- Eth_Link_ITHandler(DP83848_PHY_ADDRESS);
|
|
|
|
- /* Clear interrupt pending bit */
|
|
|
|
- EXTI_ClearITPendingBit(ETH_LINK_EXTI_LINE);
|
|
|
|
- }
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
|
|