123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313 |
- /**
- ******************************************************************************
- * @file stm32f1xx_hal_nand.c
- * @author MCD Application Team
- * @brief NAND HAL module driver.
- * This file provides a generic firmware to drive NAND memories mounted
- * as external device.
- *
- ******************************************************************************
- * @attention
- *
- * Copyright (c) 2016 STMicroelectronics.
- * All rights reserved.
- *
- * This software is licensed under terms that can be found in the LICENSE file
- * in the root directory of this software component.
- * If no LICENSE file comes with this software, it is provided AS-IS.
- *
- ******************************************************************************
- @verbatim
- ==============================================================================
- ##### How to use this driver #####
- ==============================================================================
- [..]
- This driver is a generic layered driver which contains a set of APIs used to
- control NAND flash memories. It uses the FSMC layer functions to interface
- with NAND devices. This driver is used as follows:
- (+) NAND flash memory configuration sequence using the function HAL_NAND_Init()
- with control and timing parameters for both common and attribute spaces.
- (+) Read NAND flash memory maker and device IDs using the function
- HAL_NAND_Read_ID(). The read information is stored in the NAND_ID_TypeDef
- structure declared by the function caller.
- (+) Access NAND flash memory by read/write operations using the functions
- HAL_NAND_Read_Page_8b()/HAL_NAND_Read_SpareArea_8b(),
- HAL_NAND_Write_Page_8b()/HAL_NAND_Write_SpareArea_8b(),
- HAL_NAND_Read_Page_16b()/HAL_NAND_Read_SpareArea_16b(),
- HAL_NAND_Write_Page_16b()/HAL_NAND_Write_SpareArea_16b()
- to read/write page(s)/spare area(s). These functions use specific device
- information (Block, page size..) predefined by the user in the NAND_DeviceConfigTypeDef
- structure. The read/write address information is contained by the Nand_Address_Typedef
- structure passed as parameter.
- (+) Perform NAND flash Reset chip operation using the function HAL_NAND_Reset().
- (+) Perform NAND flash erase block operation using the function HAL_NAND_Erase_Block().
- The erase block address information is contained in the Nand_Address_Typedef
- structure passed as parameter.
- (+) Read the NAND flash status operation using the function HAL_NAND_Read_Status().
- (+) You can also control the NAND device by calling the control APIs HAL_NAND_ECC_Enable()/
- HAL_NAND_ECC_Disable() to respectively enable/disable the ECC code correction
- feature or the function HAL_NAND_GetECC() to get the ECC correction code.
- (+) You can monitor the NAND device HAL state by calling the function
- HAL_NAND_GetState()
- [..]
- (@) This driver is a set of generic APIs which handle standard NAND flash operations.
- If a NAND flash device contains different operations and/or implementations,
- it should be implemented separately.
- *** Callback registration ***
- =============================================
- [..]
- The compilation define USE_HAL_NAND_REGISTER_CALLBACKS when set to 1
- allows the user to configure dynamically the driver callbacks.
- Use Functions HAL_NAND_RegisterCallback() to register a user callback,
- it allows to register following callbacks:
- (+) MspInitCallback : NAND MspInit.
- (+) MspDeInitCallback : NAND MspDeInit.
- This function takes as parameters the HAL peripheral handle, the Callback ID
- and a pointer to the user callback function.
- Use function HAL_NAND_UnRegisterCallback() to reset a callback to the default
- weak (overridden) function. It allows to reset following callbacks:
- (+) MspInitCallback : NAND MspInit.
- (+) MspDeInitCallback : NAND MspDeInit.
- This function) takes as parameters the HAL peripheral handle and the Callback ID.
- By default, after the HAL_NAND_Init and if the state is HAL_NAND_STATE_RESET
- all callbacks are reset to the corresponding legacy weak (overridden) functions.
- Exception done for MspInit and MspDeInit callbacks that are respectively
- reset to the legacy weak (overridden) functions in the HAL_NAND_Init
- and HAL_NAND_DeInit only when these callbacks are null (not registered beforehand).
- If not, MspInit or MspDeInit are not null, the HAL_NAND_Init and HAL_NAND_DeInit
- keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
- Callbacks can be registered/unregistered in READY state only.
- Exception done for MspInit/MspDeInit callbacks that can be registered/unregistered
- in READY or RESET state, thus registered (user) MspInit/DeInit callbacks can be used
- during the Init/DeInit.
- In that case first register the MspInit/MspDeInit user callbacks
- using HAL_NAND_RegisterCallback before calling HAL_NAND_DeInit
- or HAL_NAND_Init function.
- When The compilation define USE_HAL_NAND_REGISTER_CALLBACKS is set to 0 or
- not defined, the callback registering feature is not available
- and weak (overridden) callbacks are used.
- @endverbatim
- ******************************************************************************
- */
- /* Includes ------------------------------------------------------------------*/
- #include "stm32f1xx_hal.h"
- #if defined(FSMC_BANK3)
- /** @addtogroup STM32F1xx_HAL_Driver
- * @{
- */
- #ifdef HAL_NAND_MODULE_ENABLED
- /** @defgroup NAND NAND
- * @brief NAND HAL module driver
- * @{
- */
- /* Private typedef -----------------------------------------------------------*/
- /* Private Constants ------------------------------------------------------------*/
- /* Private macro -------------------------------------------------------------*/
- /* Private variables ---------------------------------------------------------*/
- /* Private function prototypes -----------------------------------------------*/
- /* Exported functions ---------------------------------------------------------*/
- /** @defgroup NAND_Exported_Functions NAND Exported Functions
- * @{
- */
- /** @defgroup NAND_Exported_Functions_Group1 Initialization and de-initialization functions
- * @brief Initialization and Configuration functions
- *
- @verbatim
- ==============================================================================
- ##### NAND Initialization and de-initialization functions #####
- ==============================================================================
- [..]
- This section provides functions allowing to initialize/de-initialize
- the NAND memory
- @endverbatim
- * @{
- */
- /**
- * @brief Perform NAND memory Initialization sequence
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param ComSpace_Timing pointer to Common space timing structure
- * @param AttSpace_Timing pointer to Attribute space timing structure
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Init(NAND_HandleTypeDef *hnand, FSMC_NAND_PCC_TimingTypeDef *ComSpace_Timing,
- FSMC_NAND_PCC_TimingTypeDef *AttSpace_Timing)
- {
- /* Check the NAND handle state */
- if (hnand == NULL)
- {
- return HAL_ERROR;
- }
- if (hnand->State == HAL_NAND_STATE_RESET)
- {
- /* Allocate lock resource and initialize it */
- hnand->Lock = HAL_UNLOCKED;
- #if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
- if (hnand->MspInitCallback == NULL)
- {
- hnand->MspInitCallback = HAL_NAND_MspInit;
- }
- hnand->ItCallback = HAL_NAND_ITCallback;
- /* Init the low level hardware */
- hnand->MspInitCallback(hnand);
- #else
- /* Initialize the low level hardware (MSP) */
- HAL_NAND_MspInit(hnand);
- #endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
- }
- /* Initialize NAND control Interface */
- (void)FSMC_NAND_Init(hnand->Instance, &(hnand->Init));
- /* Initialize NAND common space timing Interface */
- (void)FSMC_NAND_CommonSpace_Timing_Init(hnand->Instance, ComSpace_Timing, hnand->Init.NandBank);
- /* Initialize NAND attribute space timing Interface */
- (void)FSMC_NAND_AttributeSpace_Timing_Init(hnand->Instance, AttSpace_Timing, hnand->Init.NandBank);
- /* Enable the NAND device */
- __FSMC_NAND_ENABLE(hnand->Instance, hnand->Init.NandBank);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- return HAL_OK;
- }
- /**
- * @brief Perform NAND memory De-Initialization sequence
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_DeInit(NAND_HandleTypeDef *hnand)
- {
- #if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
- if (hnand->MspDeInitCallback == NULL)
- {
- hnand->MspDeInitCallback = HAL_NAND_MspDeInit;
- }
- /* DeInit the low level hardware */
- hnand->MspDeInitCallback(hnand);
- #else
- /* Initialize the low level hardware (MSP) */
- HAL_NAND_MspDeInit(hnand);
- #endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
- /* Configure the NAND registers with their reset values */
- (void)FSMC_NAND_DeInit(hnand->Instance, hnand->Init.NandBank);
- /* Reset the NAND controller state */
- hnand->State = HAL_NAND_STATE_RESET;
- /* Release Lock */
- __HAL_UNLOCK(hnand);
- return HAL_OK;
- }
- /**
- * @brief NAND MSP Init
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @retval None
- */
- __weak void HAL_NAND_MspInit(NAND_HandleTypeDef *hnand)
- {
- /* Prevent unused argument(s) compilation warning */
- UNUSED(hnand);
- /* NOTE : This function Should not be modified, when the callback is needed,
- the HAL_NAND_MspInit could be implemented in the user file
- */
- }
- /**
- * @brief NAND MSP DeInit
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @retval None
- */
- __weak void HAL_NAND_MspDeInit(NAND_HandleTypeDef *hnand)
- {
- /* Prevent unused argument(s) compilation warning */
- UNUSED(hnand);
- /* NOTE : This function Should not be modified, when the callback is needed,
- the HAL_NAND_MspDeInit could be implemented in the user file
- */
- }
- /**
- * @brief This function handles NAND device interrupt request.
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @retval HAL status
- */
- void HAL_NAND_IRQHandler(NAND_HandleTypeDef *hnand)
- {
- /* Check NAND interrupt Rising edge flag */
- if (__FSMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FSMC_FLAG_RISING_EDGE))
- {
- /* NAND interrupt callback*/
- #if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
- hnand->ItCallback(hnand);
- #else
- HAL_NAND_ITCallback(hnand);
- #endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
- /* Clear NAND interrupt Rising edge pending bit */
- __FSMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FSMC_FLAG_RISING_EDGE);
- }
- /* Check NAND interrupt Level flag */
- if (__FSMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FSMC_FLAG_LEVEL))
- {
- /* NAND interrupt callback*/
- #if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
- hnand->ItCallback(hnand);
- #else
- HAL_NAND_ITCallback(hnand);
- #endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
- /* Clear NAND interrupt Level pending bit */
- __FSMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FSMC_FLAG_LEVEL);
- }
- /* Check NAND interrupt Falling edge flag */
- if (__FSMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FSMC_FLAG_FALLING_EDGE))
- {
- /* NAND interrupt callback*/
- #if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
- hnand->ItCallback(hnand);
- #else
- HAL_NAND_ITCallback(hnand);
- #endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
- /* Clear NAND interrupt Falling edge pending bit */
- __FSMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FSMC_FLAG_FALLING_EDGE);
- }
- /* Check NAND interrupt FIFO empty flag */
- if (__FSMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FSMC_FLAG_FEMPT))
- {
- /* NAND interrupt callback*/
- #if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
- hnand->ItCallback(hnand);
- #else
- HAL_NAND_ITCallback(hnand);
- #endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
- /* Clear NAND interrupt FIFO empty pending bit */
- __FSMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FSMC_FLAG_FEMPT);
- }
- }
- /**
- * @brief NAND interrupt feature callback
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @retval None
- */
- __weak void HAL_NAND_ITCallback(NAND_HandleTypeDef *hnand)
- {
- /* Prevent unused argument(s) compilation warning */
- UNUSED(hnand);
- /* NOTE : This function Should not be modified, when the callback is needed,
- the HAL_NAND_ITCallback could be implemented in the user file
- */
- }
- /**
- * @}
- */
- /** @defgroup NAND_Exported_Functions_Group2 Input and Output functions
- * @brief Input Output and memory control functions
- *
- @verbatim
- ==============================================================================
- ##### NAND Input and Output functions #####
- ==============================================================================
- [..]
- This section provides functions allowing to use and control the NAND
- memory
- @endverbatim
- * @{
- */
- /**
- * @brief Read the NAND memory electronic signature
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pNAND_ID NAND ID structure
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Read_ID(NAND_HandleTypeDef *hnand, NAND_IDTypeDef *pNAND_ID)
- {
- __IO uint32_t data = 0;
- __IO uint32_t data1 = 0;
- uint32_t deviceaddress;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Process Locked */
- __HAL_LOCK(hnand);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* Send Read ID command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_READID;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00;
- __DSB();
- /* Read the electronic signature from NAND flash */
- if (hnand->Init.MemoryDataWidth == FSMC_NAND_PCC_MEM_BUS_WIDTH_8)
- {
- data = *(__IO uint32_t *)deviceaddress;
- /* Return the data read */
- pNAND_ID->Maker_Id = ADDR_1ST_CYCLE(data);
- pNAND_ID->Device_Id = ADDR_2ND_CYCLE(data);
- pNAND_ID->Third_Id = ADDR_3RD_CYCLE(data);
- pNAND_ID->Fourth_Id = ADDR_4TH_CYCLE(data);
- }
- else
- {
- data = *(__IO uint32_t *)deviceaddress;
- data1 = *((__IO uint32_t *)deviceaddress + 4);
- /* Return the data read */
- pNAND_ID->Maker_Id = ADDR_1ST_CYCLE(data);
- pNAND_ID->Device_Id = ADDR_3RD_CYCLE(data);
- pNAND_ID->Third_Id = ADDR_1ST_CYCLE(data1);
- pNAND_ID->Fourth_Id = ADDR_3RD_CYCLE(data1);
- }
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief NAND memory reset
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Reset(NAND_HandleTypeDef *hnand)
- {
- uint32_t deviceaddress;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Process Locked */
- __HAL_LOCK(hnand);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* Send NAND reset command */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = 0xFF;
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief Configure the device: Enter the physical parameters of the device
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pDeviceConfig pointer to NAND_DeviceConfigTypeDef structure
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_ConfigDevice(NAND_HandleTypeDef *hnand, NAND_DeviceConfigTypeDef *pDeviceConfig)
- {
- hnand->Config.PageSize = pDeviceConfig->PageSize;
- hnand->Config.SpareAreaSize = pDeviceConfig->SpareAreaSize;
- hnand->Config.BlockSize = pDeviceConfig->BlockSize;
- hnand->Config.BlockNbr = pDeviceConfig->BlockNbr;
- hnand->Config.PlaneSize = pDeviceConfig->PlaneSize;
- hnand->Config.PlaneNbr = pDeviceConfig->PlaneNbr;
- hnand->Config.ExtraCommandEnable = pDeviceConfig->ExtraCommandEnable;
- return HAL_OK;
- }
- /**
- * @brief Read Page(s) from NAND memory block (8-bits addressing)
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pAddress pointer to NAND address structure
- * @param pBuffer pointer to destination read buffer
- * @param NumPageToRead number of pages to read from block
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Read_Page_8b(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress,
- uint8_t *pBuffer, uint32_t NumPageToRead)
- {
- uint32_t index;
- uint32_t tickstart;
- uint32_t deviceaddress;
- uint32_t numpagesread = 0U;
- uint32_t nandaddress;
- uint32_t nbpages = NumPageToRead;
- uint8_t *buff = pBuffer;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Process Locked */
- __HAL_LOCK(hnand);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* NAND raw address calculation */
- nandaddress = ARRAY_ADDRESS(pAddress, hnand);
- /* Page(s) read loop */
- while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
- {
- /* Send read page command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
- __DSB();
- /* Cards with page size <= 512 bytes */
- if ((hnand->Config.PageSize) <= 512U)
- {
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- else /* (hnand->Config.PageSize) > 512 */
- {
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_TRUE1;
- __DSB();
- if (hnand->Config.ExtraCommandEnable == ENABLE)
- {
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Read status until NAND is ready */
- while (HAL_NAND_Read_Status(hnand) != NAND_READY)
- {
- if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
- {
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_ERROR;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- return HAL_TIMEOUT;
- }
- }
- /* Go back to read mode */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = ((uint8_t)0x00);
- __DSB();
- }
- /* Get Data into Buffer */
- for (index = 0U; index < hnand->Config.PageSize; index++)
- {
- *buff = *(uint8_t *)deviceaddress;
- buff++;
- }
- /* Increment read pages number */
- numpagesread++;
- /* Decrement pages to read */
- nbpages--;
- /* Increment the NAND address */
- nandaddress = (uint32_t)(nandaddress + 1U);
- }
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief Read Page(s) from NAND memory block (16-bits addressing)
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pAddress pointer to NAND address structure
- * @param pBuffer pointer to destination read buffer. pBuffer should be 16bits aligned
- * @param NumPageToRead number of pages to read from block
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Read_Page_16b(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress,
- uint16_t *pBuffer, uint32_t NumPageToRead)
- {
- uint32_t index;
- uint32_t tickstart;
- uint32_t deviceaddress;
- uint32_t numpagesread = 0U;
- uint32_t nandaddress;
- uint32_t nbpages = NumPageToRead;
- uint16_t *buff = pBuffer;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Process Locked */
- __HAL_LOCK(hnand);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* NAND raw address calculation */
- nandaddress = ARRAY_ADDRESS(pAddress, hnand);
- /* Page(s) read loop */
- while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
- {
- /* Send read page command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
- __DSB();
- /* Cards with page size <= 512 bytes */
- if ((hnand->Config.PageSize) <= 512U)
- {
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- else /* (hnand->Config.PageSize) > 512 */
- {
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_TRUE1;
- __DSB();
- if (hnand->Config.ExtraCommandEnable == ENABLE)
- {
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Read status until NAND is ready */
- while (HAL_NAND_Read_Status(hnand) != NAND_READY)
- {
- if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
- {
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_ERROR;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- return HAL_TIMEOUT;
- }
- }
- /* Go back to read mode */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = ((uint8_t)0x00);
- __DSB();
- }
- /* Calculate PageSize */
- if (hnand->Init.MemoryDataWidth == FSMC_NAND_PCC_MEM_BUS_WIDTH_8)
- {
- hnand->Config.PageSize = hnand->Config.PageSize / 2U;
- }
- else
- {
- /* Do nothing */
- /* Keep the same PageSize for FMC_NAND_MEM_BUS_WIDTH_16*/
- }
- /* Get Data into Buffer */
- for (index = 0U; index < hnand->Config.PageSize; index++)
- {
- *buff = *(uint16_t *)deviceaddress;
- buff++;
- }
- /* Increment read pages number */
- numpagesread++;
- /* Decrement pages to read */
- nbpages--;
- /* Increment the NAND address */
- nandaddress = (uint32_t)(nandaddress + 1U);
- }
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief Write Page(s) to NAND memory block (8-bits addressing)
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pAddress pointer to NAND address structure
- * @param pBuffer pointer to source buffer to write
- * @param NumPageToWrite number of pages to write to block
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Write_Page_8b(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress,
- const uint8_t *pBuffer, uint32_t NumPageToWrite)
- {
- uint32_t index;
- uint32_t tickstart;
- uint32_t deviceaddress;
- uint32_t numpageswritten = 0U;
- uint32_t nandaddress;
- uint32_t nbpages = NumPageToWrite;
- const uint8_t *buff = pBuffer;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Process Locked */
- __HAL_LOCK(hnand);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* NAND raw address calculation */
- nandaddress = ARRAY_ADDRESS(pAddress, hnand);
- /* Page(s) write loop */
- while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
- {
- /* Send write page command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE0;
- __DSB();
- /* Cards with page size <= 512 bytes */
- if ((hnand->Config.PageSize) <= 512U)
- {
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- else /* (hnand->Config.PageSize) > 512 */
- {
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- /* Write data to memory */
- for (index = 0U; index < hnand->Config.PageSize; index++)
- {
- *(__IO uint8_t *)deviceaddress = *buff;
- buff++;
- __DSB();
- }
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE_TRUE1;
- __DSB();
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Read status until NAND is ready */
- while (HAL_NAND_Read_Status(hnand) != NAND_READY)
- {
- if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
- {
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_ERROR;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- return HAL_TIMEOUT;
- }
- }
- /* Increment written pages number */
- numpageswritten++;
- /* Decrement pages to write */
- nbpages--;
- /* Increment the NAND address */
- nandaddress = (uint32_t)(nandaddress + 1U);
- }
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief Write Page(s) to NAND memory block (16-bits addressing)
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pAddress pointer to NAND address structure
- * @param pBuffer pointer to source buffer to write. pBuffer should be 16bits aligned
- * @param NumPageToWrite number of pages to write to block
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Write_Page_16b(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress,
- const uint16_t *pBuffer, uint32_t NumPageToWrite)
- {
- uint32_t index;
- uint32_t tickstart;
- uint32_t deviceaddress;
- uint32_t numpageswritten = 0U;
- uint32_t nandaddress;
- uint32_t nbpages = NumPageToWrite;
- const uint16_t *buff = pBuffer;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Process Locked */
- __HAL_LOCK(hnand);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* NAND raw address calculation */
- nandaddress = ARRAY_ADDRESS(pAddress, hnand);
- /* Page(s) write loop */
- while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
- {
- /* Send write page command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE0;
- __DSB();
- /* Cards with page size <= 512 bytes */
- if ((hnand->Config.PageSize) <= 512U)
- {
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- else /* (hnand->Config.PageSize) > 512 */
- {
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- /* Calculate PageSize */
- if (hnand->Init.MemoryDataWidth == FSMC_NAND_PCC_MEM_BUS_WIDTH_8)
- {
- hnand->Config.PageSize = hnand->Config.PageSize / 2U;
- }
- else
- {
- /* Do nothing */
- /* Keep the same PageSize for FMC_NAND_MEM_BUS_WIDTH_16*/
- }
- /* Write data to memory */
- for (index = 0U; index < hnand->Config.PageSize; index++)
- {
- *(__IO uint16_t *)deviceaddress = *buff;
- buff++;
- __DSB();
- }
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE_TRUE1;
- __DSB();
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Read status until NAND is ready */
- while (HAL_NAND_Read_Status(hnand) != NAND_READY)
- {
- if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
- {
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_ERROR;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- return HAL_TIMEOUT;
- }
- }
- /* Increment written pages number */
- numpageswritten++;
- /* Decrement pages to write */
- nbpages--;
- /* Increment the NAND address */
- nandaddress = (uint32_t)(nandaddress + 1U);
- }
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief Read Spare area(s) from NAND memory (8-bits addressing)
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pAddress pointer to NAND address structure
- * @param pBuffer pointer to source buffer to write
- * @param NumSpareAreaToRead Number of spare area to read
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Read_SpareArea_8b(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress,
- uint8_t *pBuffer, uint32_t NumSpareAreaToRead)
- {
- uint32_t index;
- uint32_t tickstart;
- uint32_t deviceaddress;
- uint32_t numsparearearead = 0U;
- uint32_t nandaddress;
- uint32_t columnaddress;
- uint32_t nbspare = NumSpareAreaToRead;
- uint8_t *buff = pBuffer;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Process Locked */
- __HAL_LOCK(hnand);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* NAND raw address calculation */
- nandaddress = ARRAY_ADDRESS(pAddress, hnand);
- /* Column in page address */
- columnaddress = COLUMN_ADDRESS(hnand);
- /* Spare area(s) read loop */
- while ((nbspare != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
- {
- /* Cards with page size <= 512 bytes */
- if ((hnand->Config.PageSize) <= 512U)
- {
- /* Send read spare area command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_C;
- __DSB();
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- else /* (hnand->Config.PageSize) > 512 */
- {
- /* Send read spare area command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
- __DSB();
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_TRUE1;
- __DSB();
- if (hnand->Config.ExtraCommandEnable == ENABLE)
- {
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Read status until NAND is ready */
- while (HAL_NAND_Read_Status(hnand) != NAND_READY)
- {
- if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
- {
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_ERROR;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- return HAL_TIMEOUT;
- }
- }
- /* Go back to read mode */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = ((uint8_t)0x00);
- __DSB();
- }
- /* Get Data into Buffer */
- for (index = 0U; index < hnand->Config.SpareAreaSize; index++)
- {
- *buff = *(uint8_t *)deviceaddress;
- buff++;
- }
- /* Increment read spare areas number */
- numsparearearead++;
- /* Decrement spare areas to read */
- nbspare--;
- /* Increment the NAND address */
- nandaddress = (uint32_t)(nandaddress + 1U);
- }
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief Read Spare area(s) from NAND memory (16-bits addressing)
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pAddress pointer to NAND address structure
- * @param pBuffer pointer to source buffer to write. pBuffer should be 16bits aligned.
- * @param NumSpareAreaToRead Number of spare area to read
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Read_SpareArea_16b(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress,
- uint16_t *pBuffer, uint32_t NumSpareAreaToRead)
- {
- uint32_t index;
- uint32_t tickstart;
- uint32_t deviceaddress;
- uint32_t numsparearearead = 0U;
- uint32_t nandaddress;
- uint32_t columnaddress;
- uint32_t nbspare = NumSpareAreaToRead;
- uint16_t *buff = pBuffer;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Process Locked */
- __HAL_LOCK(hnand);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* NAND raw address calculation */
- nandaddress = ARRAY_ADDRESS(pAddress, hnand);
- /* Column in page address */
- columnaddress = (uint32_t)(COLUMN_ADDRESS(hnand));
- /* Spare area(s) read loop */
- while ((nbspare != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
- {
- /* Cards with page size <= 512 bytes */
- if ((hnand->Config.PageSize) <= 512U)
- {
- /* Send read spare area command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_C;
- __DSB();
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- else /* (hnand->Config.PageSize) > 512 */
- {
- /* Send read spare area command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
- __DSB();
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_TRUE1;
- __DSB();
- if (hnand->Config.ExtraCommandEnable == ENABLE)
- {
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Read status until NAND is ready */
- while (HAL_NAND_Read_Status(hnand) != NAND_READY)
- {
- if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
- {
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_ERROR;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- return HAL_TIMEOUT;
- }
- }
- /* Go back to read mode */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = ((uint8_t)0x00);
- __DSB();
- }
- /* Get Data into Buffer */
- for (index = 0U; index < hnand->Config.SpareAreaSize; index++)
- {
- *buff = *(uint16_t *)deviceaddress;
- buff++;
- }
- /* Increment read spare areas number */
- numsparearearead++;
- /* Decrement spare areas to read */
- nbspare--;
- /* Increment the NAND address */
- nandaddress = (uint32_t)(nandaddress + 1U);
- }
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief Write Spare area(s) to NAND memory (8-bits addressing)
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pAddress pointer to NAND address structure
- * @param pBuffer pointer to source buffer to write
- * @param NumSpareAreaTowrite number of spare areas to write to block
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Write_SpareArea_8b(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress,
- const uint8_t *pBuffer, uint32_t NumSpareAreaTowrite)
- {
- uint32_t index;
- uint32_t tickstart;
- uint32_t deviceaddress;
- uint32_t numspareareawritten = 0U;
- uint32_t nandaddress;
- uint32_t columnaddress;
- uint32_t nbspare = NumSpareAreaTowrite;
- const uint8_t *buff = pBuffer;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Process Locked */
- __HAL_LOCK(hnand);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* Page address calculation */
- nandaddress = ARRAY_ADDRESS(pAddress, hnand);
- /* Column in page address */
- columnaddress = COLUMN_ADDRESS(hnand);
- /* Spare area(s) write loop */
- while ((nbspare != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
- {
- /* Cards with page size <= 512 bytes */
- if ((hnand->Config.PageSize) <= 512U)
- {
- /* Send write Spare area command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_C;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE0;
- __DSB();
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- else /* (hnand->Config.PageSize) > 512 */
- {
- /* Send write Spare area command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE0;
- __DSB();
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- /* Write data to memory */
- for (index = 0U; index < hnand->Config.SpareAreaSize; index++)
- {
- *(__IO uint8_t *)deviceaddress = *buff;
- buff++;
- __DSB();
- }
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE_TRUE1;
- __DSB();
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Read status until NAND is ready */
- while (HAL_NAND_Read_Status(hnand) != NAND_READY)
- {
- if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
- {
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_ERROR;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- return HAL_TIMEOUT;
- }
- }
- /* Increment written spare areas number */
- numspareareawritten++;
- /* Decrement spare areas to write */
- nbspare--;
- /* Increment the NAND address */
- nandaddress = (uint32_t)(nandaddress + 1U);
- }
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief Write Spare area(s) to NAND memory (16-bits addressing)
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pAddress pointer to NAND address structure
- * @param pBuffer pointer to source buffer to write. pBuffer should be 16bits aligned.
- * @param NumSpareAreaTowrite number of spare areas to write to block
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Write_SpareArea_16b(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress,
- const uint16_t *pBuffer, uint32_t NumSpareAreaTowrite)
- {
- uint32_t index;
- uint32_t tickstart;
- uint32_t deviceaddress;
- uint32_t numspareareawritten = 0U;
- uint32_t nandaddress;
- uint32_t columnaddress;
- uint32_t nbspare = NumSpareAreaTowrite;
- const uint16_t *buff = pBuffer;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Process Locked */
- __HAL_LOCK(hnand);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* NAND raw address calculation */
- nandaddress = ARRAY_ADDRESS(pAddress, hnand);
- /* Column in page address */
- columnaddress = (uint32_t)(COLUMN_ADDRESS(hnand));
- /* Spare area(s) write loop */
- while ((nbspare != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
- {
- /* Cards with page size <= 512 bytes */
- if ((hnand->Config.PageSize) <= 512U)
- {
- /* Send write Spare area command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_C;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE0;
- __DSB();
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- else /* (hnand->Config.PageSize) > 512 */
- {
- /* Send write Spare area command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE0;
- __DSB();
- if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- }
- else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
- {
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(columnaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
- __DSB();
- }
- }
- /* Write data to memory */
- for (index = 0U; index < hnand->Config.SpareAreaSize; index++)
- {
- *(__IO uint16_t *)deviceaddress = *buff;
- buff++;
- __DSB();
- }
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE_TRUE1;
- __DSB();
- /* Get tick */
- tickstart = HAL_GetTick();
- /* Read status until NAND is ready */
- while (HAL_NAND_Read_Status(hnand) != NAND_READY)
- {
- if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
- {
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_ERROR;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- return HAL_TIMEOUT;
- }
- }
- /* Increment written spare areas number */
- numspareareawritten++;
- /* Decrement spare areas to write */
- nbspare--;
- /* Increment the NAND address */
- nandaddress = (uint32_t)(nandaddress + 1U);
- }
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief NAND memory Block erase
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pAddress pointer to NAND address structure
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_Erase_Block(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress)
- {
- uint32_t deviceaddress;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Process Locked */
- __HAL_LOCK(hnand);
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* Send Erase block command sequence */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE0;
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
- __DSB();
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE1;
- __DSB();
- /* Update the NAND controller state */
- hnand->State = HAL_NAND_STATE_READY;
- /* Process unlocked */
- __HAL_UNLOCK(hnand);
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief Increment the NAND memory address
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param pAddress pointer to NAND address structure
- * @retval The new status of the increment address operation. It can be:
- * - NAND_VALID_ADDRESS: When the new address is valid address
- * - NAND_INVALID_ADDRESS: When the new address is invalid address
- */
- uint32_t HAL_NAND_Address_Inc(const NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress)
- {
- uint32_t status = NAND_VALID_ADDRESS;
- /* Increment page address */
- pAddress->Page++;
- /* Check NAND address is valid */
- if (pAddress->Page == hnand->Config.BlockSize)
- {
- pAddress->Page = 0;
- pAddress->Block++;
- if (pAddress->Block == hnand->Config.PlaneSize)
- {
- pAddress->Block = 0;
- pAddress->Plane++;
- if (pAddress->Plane == (hnand->Config.PlaneNbr))
- {
- status = NAND_INVALID_ADDRESS;
- }
- }
- }
- return (status);
- }
- #if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
- /**
- * @brief Register a User NAND Callback
- * To be used to override the weak predefined callback
- * @param hnand : NAND handle
- * @param CallbackId : ID of the callback to be registered
- * This parameter can be one of the following values:
- * @arg @ref HAL_NAND_MSP_INIT_CB_ID NAND MspInit callback ID
- * @arg @ref HAL_NAND_MSP_DEINIT_CB_ID NAND MspDeInit callback ID
- * @arg @ref HAL_NAND_IT_CB_ID NAND IT callback ID
- * @param pCallback : pointer to the Callback function
- * @retval status
- */
- HAL_StatusTypeDef HAL_NAND_RegisterCallback(NAND_HandleTypeDef *hnand, HAL_NAND_CallbackIDTypeDef CallbackId,
- pNAND_CallbackTypeDef pCallback)
- {
- HAL_StatusTypeDef status = HAL_OK;
- if (pCallback == NULL)
- {
- return HAL_ERROR;
- }
- if (hnand->State == HAL_NAND_STATE_READY)
- {
- switch (CallbackId)
- {
- case HAL_NAND_MSP_INIT_CB_ID :
- hnand->MspInitCallback = pCallback;
- break;
- case HAL_NAND_MSP_DEINIT_CB_ID :
- hnand->MspDeInitCallback = pCallback;
- break;
- case HAL_NAND_IT_CB_ID :
- hnand->ItCallback = pCallback;
- break;
- default :
- /* update return status */
- status = HAL_ERROR;
- break;
- }
- }
- else if (hnand->State == HAL_NAND_STATE_RESET)
- {
- switch (CallbackId)
- {
- case HAL_NAND_MSP_INIT_CB_ID :
- hnand->MspInitCallback = pCallback;
- break;
- case HAL_NAND_MSP_DEINIT_CB_ID :
- hnand->MspDeInitCallback = pCallback;
- break;
- default :
- /* update return status */
- status = HAL_ERROR;
- break;
- }
- }
- else
- {
- /* update return status */
- status = HAL_ERROR;
- }
- }
- /**
- * @brief Unregister a User NAND Callback
- * NAND Callback is redirected to the weak predefined callback
- * @param hnand : NAND handle
- * @param CallbackId : ID of the callback to be unregistered
- * This parameter can be one of the following values:
- * @arg @ref HAL_NAND_MSP_INIT_CB_ID NAND MspInit callback ID
- * @arg @ref HAL_NAND_MSP_DEINIT_CB_ID NAND MspDeInit callback ID
- * @arg @ref HAL_NAND_IT_CB_ID NAND IT callback ID
- * @retval status
- */
- HAL_StatusTypeDef HAL_NAND_UnRegisterCallback(NAND_HandleTypeDef *hnand, HAL_NAND_CallbackIDTypeDef CallbackId)
- {
- HAL_StatusTypeDef status = HAL_OK;
- if (hnand->State == HAL_NAND_STATE_READY)
- {
- switch (CallbackId)
- {
- case HAL_NAND_MSP_INIT_CB_ID :
- hnand->MspInitCallback = HAL_NAND_MspInit;
- break;
- case HAL_NAND_MSP_DEINIT_CB_ID :
- hnand->MspDeInitCallback = HAL_NAND_MspDeInit;
- break;
- case HAL_NAND_IT_CB_ID :
- hnand->ItCallback = HAL_NAND_ITCallback;
- break;
- default :
- /* update return status */
- status = HAL_ERROR;
- break;
- }
- }
- else if (hnand->State == HAL_NAND_STATE_RESET)
- {
- switch (CallbackId)
- {
- case HAL_NAND_MSP_INIT_CB_ID :
- hnand->MspInitCallback = HAL_NAND_MspInit;
- break;
- case HAL_NAND_MSP_DEINIT_CB_ID :
- hnand->MspDeInitCallback = HAL_NAND_MspDeInit;
- break;
- default :
- /* update return status */
- status = HAL_ERROR;
- break;
- }
- }
- else
- {
- /* update return status */
- status = HAL_ERROR;
- }
- }
- #endif /* USE_HAL_NAND_REGISTER_CALLBACKS */
- /**
- * @}
- */
- /** @defgroup NAND_Exported_Functions_Group3 Peripheral Control functions
- * @brief management functions
- *
- @verbatim
- ==============================================================================
- ##### NAND Control functions #####
- ==============================================================================
- [..]
- This subsection provides a set of functions allowing to control dynamically
- the NAND interface.
- @endverbatim
- * @{
- */
- /**
- * @brief Enables dynamically NAND ECC feature.
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_ECC_Enable(NAND_HandleTypeDef *hnand)
- {
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Update the NAND state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Enable ECC feature */
- (void)FSMC_NAND_ECC_Enable(hnand->Instance, hnand->Init.NandBank);
- /* Update the NAND state */
- hnand->State = HAL_NAND_STATE_READY;
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief Disables dynamically FSMC_NAND ECC feature.
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_ECC_Disable(NAND_HandleTypeDef *hnand)
- {
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Update the NAND state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Disable ECC feature */
- (void)FSMC_NAND_ECC_Disable(hnand->Instance, hnand->Init.NandBank);
- /* Update the NAND state */
- hnand->State = HAL_NAND_STATE_READY;
- }
- else
- {
- return HAL_ERROR;
- }
- return HAL_OK;
- }
- /**
- * @brief Disables dynamically NAND ECC feature.
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @param ECCval pointer to ECC value
- * @param Timeout maximum timeout to wait
- * @retval HAL status
- */
- HAL_StatusTypeDef HAL_NAND_GetECC(NAND_HandleTypeDef *hnand, uint32_t *ECCval, uint32_t Timeout)
- {
- HAL_StatusTypeDef status;
- /* Check the NAND controller state */
- if (hnand->State == HAL_NAND_STATE_BUSY)
- {
- return HAL_BUSY;
- }
- else if (hnand->State == HAL_NAND_STATE_READY)
- {
- /* Update the NAND state */
- hnand->State = HAL_NAND_STATE_BUSY;
- /* Get NAND ECC value */
- status = FSMC_NAND_GetECC(hnand->Instance, ECCval, hnand->Init.NandBank, Timeout);
- /* Update the NAND state */
- hnand->State = HAL_NAND_STATE_READY;
- }
- else
- {
- return HAL_ERROR;
- }
- return status;
- }
- /**
- * @}
- */
- /** @defgroup NAND_Exported_Functions_Group4 Peripheral State functions
- * @brief Peripheral State functions
- *
- @verbatim
- ==============================================================================
- ##### NAND State functions #####
- ==============================================================================
- [..]
- This subsection permits to get in run-time the status of the NAND controller
- and the data flow.
- @endverbatim
- * @{
- */
- /**
- * @brief return the NAND state
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @retval HAL state
- */
- HAL_NAND_StateTypeDef HAL_NAND_GetState(const NAND_HandleTypeDef *hnand)
- {
- return hnand->State;
- }
- /**
- * @brief NAND memory read status
- * @param hnand pointer to a NAND_HandleTypeDef structure that contains
- * the configuration information for NAND module.
- * @retval NAND status
- */
- uint32_t HAL_NAND_Read_Status(const NAND_HandleTypeDef *hnand)
- {
- uint32_t data;
- uint32_t deviceaddress;
- UNUSED(hnand);
- /* Identify the device address */
- if (hnand->Init.NandBank == FSMC_NAND_BANK2)
- {
- deviceaddress = NAND_DEVICE1;
- }
- else
- {
- deviceaddress = NAND_DEVICE2;
- }
- /* Send Read status operation command */
- *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_STATUS;
- /* Read status register data */
- data = *(__IO uint8_t *)deviceaddress;
- /* Return the status */
- if ((data & NAND_ERROR) == NAND_ERROR)
- {
- return NAND_ERROR;
- }
- else if ((data & NAND_READY) == NAND_READY)
- {
- return NAND_READY;
- }
- else
- {
- return NAND_BUSY;
- }
- }
- /**
- * @}
- */
- /**
- * @}
- */
- /**
- * @}
- */
- #endif /* HAL_NAND_MODULE_ENABLED */
- /**
- * @}
- */
- #endif /* FSMC_BANK3 */
|