arm_add_q7.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122
  1. /* ----------------------------------------------------------------------
  2. * Project: CMSIS DSP Library
  3. * Title: arm_add_q7.c
  4. * Description: Q7 vector addition
  5. *
  6. * $Date: 27. January 2017
  7. * $Revision: V.1.5.1
  8. *
  9. * Target Processor: Cortex-M cores
  10. * -------------------------------------------------------------------- */
  11. /*
  12. * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13. *
  14. * SPDX-License-Identifier: Apache-2.0
  15. *
  16. * Licensed under the Apache License, Version 2.0 (the License); you may
  17. * not use this file except in compliance with the License.
  18. * You may obtain a copy of the License at
  19. *
  20. * www.apache.org/licenses/LICENSE-2.0
  21. *
  22. * Unless required by applicable law or agreed to in writing, software
  23. * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24. * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25. * See the License for the specific language governing permissions and
  26. * limitations under the License.
  27. */
  28. #include "arm_math.h"
  29. /**
  30. * @ingroup groupMath
  31. */
  32. /**
  33. * @addtogroup BasicAdd
  34. * @{
  35. */
  36. /**
  37. * @brief Q7 vector addition.
  38. * @param[in] *pSrcA points to the first input vector
  39. * @param[in] *pSrcB points to the second input vector
  40. * @param[out] *pDst points to the output vector
  41. * @param[in] blockSize number of samples in each vector
  42. * @return none.
  43. *
  44. * <b>Scaling and Overflow Behavior:</b>
  45. * \par
  46. * The function uses saturating arithmetic.
  47. * Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.
  48. */
  49. void arm_add_q7(
  50. q7_t * pSrcA,
  51. q7_t * pSrcB,
  52. q7_t * pDst,
  53. uint32_t blockSize)
  54. {
  55. uint32_t blkCnt; /* loop counter */
  56. #if defined (ARM_MATH_DSP)
  57. /* Run the below code for Cortex-M4 and Cortex-M3 */
  58. /*loop Unrolling */
  59. blkCnt = blockSize >> 2U;
  60. /* First part of the processing with loop unrolling. Compute 4 outputs at a time.
  61. ** a second loop below computes the remaining 1 to 3 samples. */
  62. while (blkCnt > 0U)
  63. {
  64. /* C = A + B */
  65. /* Add and then store the results in the destination buffer. */
  66. *__SIMD32(pDst)++ = __QADD8(*__SIMD32(pSrcA)++, *__SIMD32(pSrcB)++);
  67. /* Decrement the loop counter */
  68. blkCnt--;
  69. }
  70. /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
  71. ** No loop unrolling is used. */
  72. blkCnt = blockSize % 0x4U;
  73. while (blkCnt > 0U)
  74. {
  75. /* C = A + B */
  76. /* Add and then store the results in the destination buffer. */
  77. *pDst++ = (q7_t) __SSAT(*pSrcA++ + *pSrcB++, 8);
  78. /* Decrement the loop counter */
  79. blkCnt--;
  80. }
  81. #else
  82. /* Run the below code for Cortex-M0 */
  83. /* Initialize blkCnt with number of samples */
  84. blkCnt = blockSize;
  85. while (blkCnt > 0U)
  86. {
  87. /* C = A + B */
  88. /* Add and then store the results in the destination buffer. */
  89. *pDst++ = (q7_t) __SSAT((q15_t) * pSrcA++ + *pSrcB++, 8);
  90. /* Decrement the loop counter */
  91. blkCnt--;
  92. }
  93. #endif /* #if defined (ARM_MATH_DSP) */
  94. }
  95. /**
  96. * @} end of BasicAdd group
  97. */