stm32f4xx_spi.h 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549
  1. /**
  2. ******************************************************************************
  3. * @file stm32f4xx_spi.h
  4. * @author MCD Application Team
  5. * @version V1.5.0
  6. * @date 06-March-2015
  7. * @brief This file contains all the functions prototypes for the SPI
  8. * firmware library.
  9. ******************************************************************************
  10. * @attention
  11. *
  12. * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
  13. *
  14. * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  15. * You may not use this file except in compliance with the License.
  16. * You may obtain a copy of the License at:
  17. *
  18. * http://www.st.com/software_license_agreement_liberty_v2
  19. *
  20. * Unless required by applicable law or agreed to in writing, software
  21. * distributed under the License is distributed on an "AS IS" BASIS,
  22. * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  23. * See the License for the specific language governing permissions and
  24. * limitations under the License.
  25. *
  26. ******************************************************************************
  27. */
  28. /* Define to prevent recursive inclusion -------------------------------------*/
  29. #ifndef __STM32F4xx_SPI_H
  30. #define __STM32F4xx_SPI_H
  31. #ifdef __cplusplus
  32. extern "C" {
  33. #endif
  34. /* Includes ------------------------------------------------------------------*/
  35. #include "stm32f4xx.h"
  36. /** @addtogroup STM32F4xx_StdPeriph_Driver
  37. * @{
  38. */
  39. /** @addtogroup SPI
  40. * @{
  41. */
  42. /* Exported types ------------------------------------------------------------*/
  43. /**
  44. * @brief SPI Init structure definition
  45. */
  46. typedef struct
  47. {
  48. uint16_t SPI_Direction; /*!< Specifies the SPI unidirectional or bidirectional data mode.
  49. This parameter can be a value of @ref SPI_data_direction */
  50. uint16_t SPI_Mode; /*!< Specifies the SPI operating mode.
  51. This parameter can be a value of @ref SPI_mode */
  52. uint16_t SPI_DataSize; /*!< Specifies the SPI data size.
  53. This parameter can be a value of @ref SPI_data_size */
  54. uint16_t SPI_CPOL; /*!< Specifies the serial clock steady state.
  55. This parameter can be a value of @ref SPI_Clock_Polarity */
  56. uint16_t SPI_CPHA; /*!< Specifies the clock active edge for the bit capture.
  57. This parameter can be a value of @ref SPI_Clock_Phase */
  58. uint16_t SPI_NSS; /*!< Specifies whether the NSS signal is managed by
  59. hardware (NSS pin) or by software using the SSI bit.
  60. This parameter can be a value of @ref SPI_Slave_Select_management */
  61. uint16_t SPI_BaudRatePrescaler; /*!< Specifies the Baud Rate prescaler value which will be
  62. used to configure the transmit and receive SCK clock.
  63. This parameter can be a value of @ref SPI_BaudRate_Prescaler
  64. @note The communication clock is derived from the master
  65. clock. The slave clock does not need to be set. */
  66. uint16_t SPI_FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit.
  67. This parameter can be a value of @ref SPI_MSB_LSB_transmission */
  68. uint16_t SPI_CRCPolynomial; /*!< Specifies the polynomial used for the CRC calculation. */
  69. }SPI_InitTypeDef;
  70. /**
  71. * @brief I2S Init structure definition
  72. */
  73. typedef struct
  74. {
  75. uint16_t I2S_Mode; /*!< Specifies the I2S operating mode.
  76. This parameter can be a value of @ref I2S_Mode */
  77. uint16_t I2S_Standard; /*!< Specifies the standard used for the I2S communication.
  78. This parameter can be a value of @ref I2S_Standard */
  79. uint16_t I2S_DataFormat; /*!< Specifies the data format for the I2S communication.
  80. This parameter can be a value of @ref I2S_Data_Format */
  81. uint16_t I2S_MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not.
  82. This parameter can be a value of @ref I2S_MCLK_Output */
  83. uint32_t I2S_AudioFreq; /*!< Specifies the frequency selected for the I2S communication.
  84. This parameter can be a value of @ref I2S_Audio_Frequency */
  85. uint16_t I2S_CPOL; /*!< Specifies the idle state of the I2S clock.
  86. This parameter can be a value of @ref I2S_Clock_Polarity */
  87. }I2S_InitTypeDef;
  88. /* Exported constants --------------------------------------------------------*/
  89. /** @defgroup SPI_Exported_Constants
  90. * @{
  91. */
  92. #define IS_SPI_ALL_PERIPH(PERIPH) (((PERIPH) == SPI1) || \
  93. ((PERIPH) == SPI2) || \
  94. ((PERIPH) == SPI3) || \
  95. ((PERIPH) == SPI4) || \
  96. ((PERIPH) == SPI5) || \
  97. ((PERIPH) == SPI6))
  98. #define IS_SPI_ALL_PERIPH_EXT(PERIPH) (((PERIPH) == SPI1) || \
  99. ((PERIPH) == SPI2) || \
  100. ((PERIPH) == SPI3) || \
  101. ((PERIPH) == SPI4) || \
  102. ((PERIPH) == SPI5) || \
  103. ((PERIPH) == SPI6) || \
  104. ((PERIPH) == I2S2ext) || \
  105. ((PERIPH) == I2S3ext))
  106. #define IS_SPI_23_PERIPH(PERIPH) (((PERIPH) == SPI2) || \
  107. ((PERIPH) == SPI3))
  108. #define IS_SPI_23_PERIPH_EXT(PERIPH) (((PERIPH) == SPI2) || \
  109. ((PERIPH) == SPI3) || \
  110. ((PERIPH) == I2S2ext) || \
  111. ((PERIPH) == I2S3ext))
  112. #define IS_I2S_EXT_PERIPH(PERIPH) (((PERIPH) == I2S2ext) || \
  113. ((PERIPH) == I2S3ext))
  114. /** @defgroup SPI_data_direction
  115. * @{
  116. */
  117. #define SPI_Direction_2Lines_FullDuplex ((uint16_t)0x0000)
  118. #define SPI_Direction_2Lines_RxOnly ((uint16_t)0x0400)
  119. #define SPI_Direction_1Line_Rx ((uint16_t)0x8000)
  120. #define SPI_Direction_1Line_Tx ((uint16_t)0xC000)
  121. #define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || \
  122. ((MODE) == SPI_Direction_2Lines_RxOnly) || \
  123. ((MODE) == SPI_Direction_1Line_Rx) || \
  124. ((MODE) == SPI_Direction_1Line_Tx))
  125. /**
  126. * @}
  127. */
  128. /** @defgroup SPI_mode
  129. * @{
  130. */
  131. #define SPI_Mode_Master ((uint16_t)0x0104)
  132. #define SPI_Mode_Slave ((uint16_t)0x0000)
  133. #define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || \
  134. ((MODE) == SPI_Mode_Slave))
  135. /**
  136. * @}
  137. */
  138. /** @defgroup SPI_data_size
  139. * @{
  140. */
  141. #define SPI_DataSize_16b ((uint16_t)0x0800)
  142. #define SPI_DataSize_8b ((uint16_t)0x0000)
  143. #define IS_SPI_DATASIZE(DATASIZE) (((DATASIZE) == SPI_DataSize_16b) || \
  144. ((DATASIZE) == SPI_DataSize_8b))
  145. /**
  146. * @}
  147. */
  148. /** @defgroup SPI_Clock_Polarity
  149. * @{
  150. */
  151. #define SPI_CPOL_Low ((uint16_t)0x0000)
  152. #define SPI_CPOL_High ((uint16_t)0x0002)
  153. #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \
  154. ((CPOL) == SPI_CPOL_High))
  155. /**
  156. * @}
  157. */
  158. /** @defgroup SPI_Clock_Phase
  159. * @{
  160. */
  161. #define SPI_CPHA_1Edge ((uint16_t)0x0000)
  162. #define SPI_CPHA_2Edge ((uint16_t)0x0001)
  163. #define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) || \
  164. ((CPHA) == SPI_CPHA_2Edge))
  165. /**
  166. * @}
  167. */
  168. /** @defgroup SPI_Slave_Select_management
  169. * @{
  170. */
  171. #define SPI_NSS_Soft ((uint16_t)0x0200)
  172. #define SPI_NSS_Hard ((uint16_t)0x0000)
  173. #define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) || \
  174. ((NSS) == SPI_NSS_Hard))
  175. /**
  176. * @}
  177. */
  178. /** @defgroup SPI_BaudRate_Prescaler
  179. * @{
  180. */
  181. #define SPI_BaudRatePrescaler_2 ((uint16_t)0x0000)
  182. #define SPI_BaudRatePrescaler_4 ((uint16_t)0x0008)
  183. #define SPI_BaudRatePrescaler_8 ((uint16_t)0x0010)
  184. #define SPI_BaudRatePrescaler_16 ((uint16_t)0x0018)
  185. #define SPI_BaudRatePrescaler_32 ((uint16_t)0x0020)
  186. #define SPI_BaudRatePrescaler_64 ((uint16_t)0x0028)
  187. #define SPI_BaudRatePrescaler_128 ((uint16_t)0x0030)
  188. #define SPI_BaudRatePrescaler_256 ((uint16_t)0x0038)
  189. #define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) || \
  190. ((PRESCALER) == SPI_BaudRatePrescaler_4) || \
  191. ((PRESCALER) == SPI_BaudRatePrescaler_8) || \
  192. ((PRESCALER) == SPI_BaudRatePrescaler_16) || \
  193. ((PRESCALER) == SPI_BaudRatePrescaler_32) || \
  194. ((PRESCALER) == SPI_BaudRatePrescaler_64) || \
  195. ((PRESCALER) == SPI_BaudRatePrescaler_128) || \
  196. ((PRESCALER) == SPI_BaudRatePrescaler_256))
  197. /**
  198. * @}
  199. */
  200. /** @defgroup SPI_MSB_LSB_transmission
  201. * @{
  202. */
  203. #define SPI_FirstBit_MSB ((uint16_t)0x0000)
  204. #define SPI_FirstBit_LSB ((uint16_t)0x0080)
  205. #define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) || \
  206. ((BIT) == SPI_FirstBit_LSB))
  207. /**
  208. * @}
  209. */
  210. /** @defgroup SPI_I2S_Mode
  211. * @{
  212. */
  213. #define I2S_Mode_SlaveTx ((uint16_t)0x0000)
  214. #define I2S_Mode_SlaveRx ((uint16_t)0x0100)
  215. #define I2S_Mode_MasterTx ((uint16_t)0x0200)
  216. #define I2S_Mode_MasterRx ((uint16_t)0x0300)
  217. #define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || \
  218. ((MODE) == I2S_Mode_SlaveRx) || \
  219. ((MODE) == I2S_Mode_MasterTx)|| \
  220. ((MODE) == I2S_Mode_MasterRx))
  221. /**
  222. * @}
  223. */
  224. /** @defgroup SPI_I2S_Standard
  225. * @{
  226. */
  227. #define I2S_Standard_Phillips ((uint16_t)0x0000)
  228. #define I2S_Standard_MSB ((uint16_t)0x0010)
  229. #define I2S_Standard_LSB ((uint16_t)0x0020)
  230. #define I2S_Standard_PCMShort ((uint16_t)0x0030)
  231. #define I2S_Standard_PCMLong ((uint16_t)0x00B0)
  232. #define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) || \
  233. ((STANDARD) == I2S_Standard_MSB) || \
  234. ((STANDARD) == I2S_Standard_LSB) || \
  235. ((STANDARD) == I2S_Standard_PCMShort) || \
  236. ((STANDARD) == I2S_Standard_PCMLong))
  237. /**
  238. * @}
  239. */
  240. /** @defgroup SPI_I2S_Data_Format
  241. * @{
  242. */
  243. #define I2S_DataFormat_16b ((uint16_t)0x0000)
  244. #define I2S_DataFormat_16bextended ((uint16_t)0x0001)
  245. #define I2S_DataFormat_24b ((uint16_t)0x0003)
  246. #define I2S_DataFormat_32b ((uint16_t)0x0005)
  247. #define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) || \
  248. ((FORMAT) == I2S_DataFormat_16bextended) || \
  249. ((FORMAT) == I2S_DataFormat_24b) || \
  250. ((FORMAT) == I2S_DataFormat_32b))
  251. /**
  252. * @}
  253. */
  254. /** @defgroup SPI_I2S_MCLK_Output
  255. * @{
  256. */
  257. #define I2S_MCLKOutput_Enable ((uint16_t)0x0200)
  258. #define I2S_MCLKOutput_Disable ((uint16_t)0x0000)
  259. #define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) || \
  260. ((OUTPUT) == I2S_MCLKOutput_Disable))
  261. /**
  262. * @}
  263. */
  264. /** @defgroup SPI_I2S_Audio_Frequency
  265. * @{
  266. */
  267. #define I2S_AudioFreq_192k ((uint32_t)192000)
  268. #define I2S_AudioFreq_96k ((uint32_t)96000)
  269. #define I2S_AudioFreq_48k ((uint32_t)48000)
  270. #define I2S_AudioFreq_44k ((uint32_t)44100)
  271. #define I2S_AudioFreq_32k ((uint32_t)32000)
  272. #define I2S_AudioFreq_22k ((uint32_t)22050)
  273. #define I2S_AudioFreq_16k ((uint32_t)16000)
  274. #define I2S_AudioFreq_11k ((uint32_t)11025)
  275. #define I2S_AudioFreq_8k ((uint32_t)8000)
  276. #define I2S_AudioFreq_Default ((uint32_t)2)
  277. #define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AudioFreq_8k) && \
  278. ((FREQ) <= I2S_AudioFreq_192k)) || \
  279. ((FREQ) == I2S_AudioFreq_Default))
  280. /**
  281. * @}
  282. */
  283. /** @defgroup SPI_I2S_Clock_Polarity
  284. * @{
  285. */
  286. #define I2S_CPOL_Low ((uint16_t)0x0000)
  287. #define I2S_CPOL_High ((uint16_t)0x0008)
  288. #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \
  289. ((CPOL) == I2S_CPOL_High))
  290. /**
  291. * @}
  292. */
  293. /** @defgroup SPI_I2S_DMA_transfer_requests
  294. * @{
  295. */
  296. #define SPI_I2S_DMAReq_Tx ((uint16_t)0x0002)
  297. #define SPI_I2S_DMAReq_Rx ((uint16_t)0x0001)
  298. #define IS_SPI_I2S_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFFFC) == 0x00) && ((DMAREQ) != 0x00))
  299. /**
  300. * @}
  301. */
  302. /** @defgroup SPI_NSS_internal_software_management
  303. * @{
  304. */
  305. #define SPI_NSSInternalSoft_Set ((uint16_t)0x0100)
  306. #define SPI_NSSInternalSoft_Reset ((uint16_t)0xFEFF)
  307. #define IS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) || \
  308. ((INTERNAL) == SPI_NSSInternalSoft_Reset))
  309. /**
  310. * @}
  311. */
  312. /** @defgroup SPI_CRC_Transmit_Receive
  313. * @{
  314. */
  315. #define SPI_CRC_Tx ((uint8_t)0x00)
  316. #define SPI_CRC_Rx ((uint8_t)0x01)
  317. #define IS_SPI_CRC(CRC) (((CRC) == SPI_CRC_Tx) || ((CRC) == SPI_CRC_Rx))
  318. /**
  319. * @}
  320. */
  321. /** @defgroup SPI_direction_transmit_receive
  322. * @{
  323. */
  324. #define SPI_Direction_Rx ((uint16_t)0xBFFF)
  325. #define SPI_Direction_Tx ((uint16_t)0x4000)
  326. #define IS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) || \
  327. ((DIRECTION) == SPI_Direction_Tx))
  328. /**
  329. * @}
  330. */
  331. /** @defgroup SPI_I2S_interrupts_definition
  332. * @{
  333. */
  334. #define SPI_I2S_IT_TXE ((uint8_t)0x71)
  335. #define SPI_I2S_IT_RXNE ((uint8_t)0x60)
  336. #define SPI_I2S_IT_ERR ((uint8_t)0x50)
  337. #define I2S_IT_UDR ((uint8_t)0x53)
  338. #define SPI_I2S_IT_TIFRFE ((uint8_t)0x58)
  339. #define IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) || \
  340. ((IT) == SPI_I2S_IT_RXNE) || \
  341. ((IT) == SPI_I2S_IT_ERR))
  342. #define SPI_I2S_IT_OVR ((uint8_t)0x56)
  343. #define SPI_IT_MODF ((uint8_t)0x55)
  344. #define SPI_IT_CRCERR ((uint8_t)0x54)
  345. #define IS_SPI_I2S_CLEAR_IT(IT) (((IT) == SPI_IT_CRCERR))
  346. #define IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE)|| ((IT) == SPI_I2S_IT_TXE) || \
  347. ((IT) == SPI_IT_CRCERR) || ((IT) == SPI_IT_MODF) || \
  348. ((IT) == SPI_I2S_IT_OVR) || ((IT) == I2S_IT_UDR) ||\
  349. ((IT) == SPI_I2S_IT_TIFRFE))
  350. /**
  351. * @}
  352. */
  353. /** @defgroup SPI_I2S_flags_definition
  354. * @{
  355. */
  356. #define SPI_I2S_FLAG_RXNE ((uint16_t)0x0001)
  357. #define SPI_I2S_FLAG_TXE ((uint16_t)0x0002)
  358. #define I2S_FLAG_CHSIDE ((uint16_t)0x0004)
  359. #define I2S_FLAG_UDR ((uint16_t)0x0008)
  360. #define SPI_FLAG_CRCERR ((uint16_t)0x0010)
  361. #define SPI_FLAG_MODF ((uint16_t)0x0020)
  362. #define SPI_I2S_FLAG_OVR ((uint16_t)0x0040)
  363. #define SPI_I2S_FLAG_BSY ((uint16_t)0x0080)
  364. #define SPI_I2S_FLAG_TIFRFE ((uint16_t)0x0100)
  365. #define IS_SPI_I2S_CLEAR_FLAG(FLAG) (((FLAG) == SPI_FLAG_CRCERR))
  366. #define IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) || \
  367. ((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) || \
  368. ((FLAG) == I2S_FLAG_UDR) || ((FLAG) == I2S_FLAG_CHSIDE) || \
  369. ((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE)|| \
  370. ((FLAG) == SPI_I2S_FLAG_TIFRFE))
  371. /**
  372. * @}
  373. */
  374. /** @defgroup SPI_CRC_polynomial
  375. * @{
  376. */
  377. #define IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) >= 0x1)
  378. /**
  379. * @}
  380. */
  381. /** @defgroup SPI_I2S_Legacy
  382. * @{
  383. */
  384. #define SPI_DMAReq_Tx SPI_I2S_DMAReq_Tx
  385. #define SPI_DMAReq_Rx SPI_I2S_DMAReq_Rx
  386. #define SPI_IT_TXE SPI_I2S_IT_TXE
  387. #define SPI_IT_RXNE SPI_I2S_IT_RXNE
  388. #define SPI_IT_ERR SPI_I2S_IT_ERR
  389. #define SPI_IT_OVR SPI_I2S_IT_OVR
  390. #define SPI_FLAG_RXNE SPI_I2S_FLAG_RXNE
  391. #define SPI_FLAG_TXE SPI_I2S_FLAG_TXE
  392. #define SPI_FLAG_OVR SPI_I2S_FLAG_OVR
  393. #define SPI_FLAG_BSY SPI_I2S_FLAG_BSY
  394. #define SPI_DeInit SPI_I2S_DeInit
  395. #define SPI_ITConfig SPI_I2S_ITConfig
  396. #define SPI_DMACmd SPI_I2S_DMACmd
  397. #define SPI_SendData SPI_I2S_SendData
  398. #define SPI_ReceiveData SPI_I2S_ReceiveData
  399. #define SPI_GetFlagStatus SPI_I2S_GetFlagStatus
  400. #define SPI_ClearFlag SPI_I2S_ClearFlag
  401. #define SPI_GetITStatus SPI_I2S_GetITStatus
  402. #define SPI_ClearITPendingBit SPI_I2S_ClearITPendingBit
  403. /**
  404. * @}
  405. */
  406. /**
  407. * @}
  408. */
  409. /* Exported macro ------------------------------------------------------------*/
  410. /* Exported functions --------------------------------------------------------*/
  411. /* Function used to set the SPI configuration to the default reset state *****/
  412. void SPI_I2S_DeInit(SPI_TypeDef* SPIx);
  413. /* Initialization and Configuration functions *********************************/
  414. void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct);
  415. void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct);
  416. void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct);
  417. void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct);
  418. void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);
  419. void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);
  420. void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize);
  421. void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction);
  422. void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft);
  423. void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState);
  424. void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState);
  425. void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct);
  426. /* Data transfers functions ***************************************************/
  427. void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data);
  428. uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx);
  429. /* Hardware CRC Calculation functions *****************************************/
  430. void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState);
  431. void SPI_TransmitCRC(SPI_TypeDef* SPIx);
  432. uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC);
  433. uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx);
  434. /* DMA transfers management functions *****************************************/
  435. void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState);
  436. /* Interrupts and flags management functions **********************************/
  437. void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState);
  438. FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
  439. void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
  440. ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
  441. void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
  442. #ifdef __cplusplus
  443. }
  444. #endif
  445. #endif /*__STM32F4xx_SPI_H */
  446. /**
  447. * @}
  448. */
  449. /**
  450. * @}
  451. */
  452. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/