arm_offset_q7.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. /* ----------------------------------------------------------------------
  2. * Copyright (C) 2010-2014 ARM Limited. All rights reserved.
  3. *
  4. * $Date: 12. March 2014
  5. * $Revision: V1.4.4
  6. *
  7. * Project: CMSIS DSP Library
  8. * Title: arm_offset_q7.c
  9. *
  10. * Description: Q7 vector offset.
  11. *
  12. * Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
  13. *
  14. * Redistribution and use in source and binary forms, with or without
  15. * modification, are permitted provided that the following conditions
  16. * are met:
  17. * - Redistributions of source code must retain the above copyright
  18. * notice, this list of conditions and the following disclaimer.
  19. * - Redistributions in binary form must reproduce the above copyright
  20. * notice, this list of conditions and the following disclaimer in
  21. * the documentation and/or other materials provided with the
  22. * distribution.
  23. * - Neither the name of ARM LIMITED nor the names of its contributors
  24. * may be used to endorse or promote products derived from this
  25. * software without specific prior written permission.
  26. *
  27. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  28. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  29. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
  30. * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
  31. * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  32. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
  33. * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  34. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  35. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
  36. * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37. * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38. * POSSIBILITY OF SUCH DAMAGE.
  39. * -------------------------------------------------------------------- */
  40. #include "arm_math.h"
  41. /**
  42. * @ingroup groupMath
  43. */
  44. /**
  45. * @addtogroup offset
  46. * @{
  47. */
  48. /**
  49. * @brief Adds a constant offset to a Q7 vector.
  50. * @param[in] *pSrc points to the input vector
  51. * @param[in] offset is the offset to be added
  52. * @param[out] *pDst points to the output vector
  53. * @param[in] blockSize number of samples in the vector
  54. * @return none.
  55. *
  56. * <b>Scaling and Overflow Behavior:</b>
  57. * \par
  58. * The function uses saturating arithmetic.
  59. * Results outside of the allowable Q7 range [0x80 0x7F] are saturated.
  60. */
  61. void arm_offset_q7(
  62. q7_t * pSrc,
  63. q7_t offset,
  64. q7_t * pDst,
  65. uint32_t blockSize)
  66. {
  67. uint32_t blkCnt; /* loop counter */
  68. #ifndef ARM_MATH_CM0_FAMILY
  69. /* Run the below code for Cortex-M4 and Cortex-M3 */
  70. q31_t offset_packed; /* Offset packed to 32 bit */
  71. /*loop Unrolling */
  72. blkCnt = blockSize >> 2u;
  73. /* Offset is packed to 32 bit in order to use SIMD32 for addition */
  74. offset_packed = __PACKq7(offset, offset, offset, offset);
  75. /* First part of the processing with loop unrolling. Compute 4 outputs at a time.
  76. ** a second loop below computes the remaining 1 to 3 samples. */
  77. while(blkCnt > 0u)
  78. {
  79. /* C = A + offset */
  80. /* Add offset and then store the results in the destination bufferfor 4 samples at a time. */
  81. *__SIMD32(pDst)++ = __QADD8(*__SIMD32(pSrc)++, offset_packed);
  82. /* Decrement the loop counter */
  83. blkCnt--;
  84. }
  85. /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
  86. ** No loop unrolling is used. */
  87. blkCnt = blockSize % 0x4u;
  88. while(blkCnt > 0u)
  89. {
  90. /* C = A + offset */
  91. /* Add offset and then store the result in the destination buffer. */
  92. *pDst++ = (q7_t) __SSAT(*pSrc++ + offset, 8);
  93. /* Decrement the loop counter */
  94. blkCnt--;
  95. }
  96. #else
  97. /* Run the below code for Cortex-M0 */
  98. /* Initialize blkCnt with number of samples */
  99. blkCnt = blockSize;
  100. while(blkCnt > 0u)
  101. {
  102. /* C = A + offset */
  103. /* Add offset and then store the result in the destination buffer. */
  104. *pDst++ = (q7_t) __SSAT((q15_t) * pSrc++ + offset, 8);
  105. /* Decrement the loop counter */
  106. blkCnt--;
  107. }
  108. #endif /* #ifndef ARM_MATH_CM0_FAMILY */
  109. }
  110. /**
  111. * @} end of offset group
  112. */