123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221 |
- #include "stm32f4xx.h"
- #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx)
- #endif
- #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)
- #endif
- #if defined(STM32F411xE)
- #if defined(USE_HSE_BYPASS)
- #define HSE_BYPASS_INPUT_FREQUENCY 8000000
- #endif
- #endif
- #define VECT_TAB_OFFSET 0x00
- #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx)
- #define PLL_M 8
- #elif defined(STM32F446xx)
- #define PLL_M 8
- #elif defined(STM32F411xE)
- #if defined(USE_HSE_BYPASS)
- #define PLL_M 8
- #else
- #define PLL_M 16
- #endif
- #endif
- #define PLL_Q 7
- #if defined(STM32F446xx)
- #define PLL_R 7
- #endif
- #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)
- #define PLL_N 336
- #define PLL_P 2
- #endif
- #if defined(STM32F401xx)
- #define PLL_N 336
- #define PLL_P 4
- #endif
- #if defined(STM32F411xE)
- #define PLL_N 400
- #define PLL_P 4
- #endif
- #if defined(STM32F40_41xxx)
- uint32_t SystemCoreClock = 168000000;
- #endif
- #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)
- uint32_t SystemCoreClock = 180000000;
- #endif
- #if defined(STM32F401xx)
- uint32_t SystemCoreClock = 84000000;
- #endif
- #if defined(STM32F411xE)
- uint32_t SystemCoreClock = 100000000;
- #endif
- __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
- static void SetSysClock(void);
- #if defined(DATA_IN_ExtSRAM) || defined(DATA_IN_ExtSDRAM)
- static void SystemInit_ExtMemCtl(void);
- #endif
- void SystemInit(void)
- {
- #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
- SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2));
- #endif
-
-
- RCC->CR |= (uint32_t)0x00000001;
-
- RCC->CFGR = 0x00000000;
-
- RCC->CR &= (uint32_t)0xFEF6FFFF;
-
- RCC->PLLCFGR = 0x24003010;
-
- RCC->CR &= (uint32_t)0xFFFBFFFF;
-
- RCC->CIR = 0x00000000;
- #if defined(DATA_IN_ExtSRAM) || defined(DATA_IN_ExtSDRAM)
- SystemInit_ExtMemCtl();
- #endif
-
- SetSysClock();
-
- #ifdef VECT_TAB_SRAM
- SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET;
- #else
- SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET;
- #endif
- }
- void SystemCoreClockUpdate(void)
- {
- uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
- #if defined(STM32F446xx)
- uint32_t pllr = 2;
- #endif
-
- tmp = RCC->CFGR & RCC_CFGR_SWS;
- switch (tmp)
- {
- case 0x00:
- SystemCoreClock = HSI_VALUE;
- break;
- case 0x04:
- SystemCoreClock = HSE_VALUE;
- break;
- case 0x08:
-
- pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
- pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
- #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F446xx)
- if (pllsource != 0)
- {
-
- pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
- }
- else
- {
-
- pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
- }
- #elif defined(STM32F411xE)
- #if defined(USE_HSE_BYPASS)
- if (pllsource != 0)
- {
-
- pllvco = (HSE_BYPASS_INPUT_FREQUENCY / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
- }
- #else
- if (pllsource == 0)
- {
-
- pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
- }
- #endif
- #endif
- pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> 16) + 1) * 2;
- SystemCoreClock = pllvco / pllp;
- break;
- #if defined(STM32F446xx)
- case 0x0C:
-
- pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
- pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
- if (pllsource != 0)
- {
-
- pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
- }
- else
- {
-
- pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
- }
- pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28) + 1) * 2;
- SystemCoreClock = pllvco / pllr;
- break;
- #endif
- default:
- SystemCoreClock = HSI_VALUE;
- break;
- }
-
-
- tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
-
- SystemCoreClock >>= tmp;
- }
- static void SetSysClock(void)
- {
- #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F446xx)
-
-
-
- __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
-
- RCC->CR |= ((uint32_t)RCC_CR_HSEON);
-
- do
- {
- HSEStatus = RCC->CR & RCC_CR_HSERDY;
- StartUpCounter++;
- } while ((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
- if ((RCC->CR & RCC_CR_HSERDY) != RESET)
- {
- HSEStatus = (uint32_t)0x01;
- }
- else
- {
- HSEStatus = (uint32_t)0x00;
- }
- if (HSEStatus == (uint32_t)0x01)
- {
-
- RCC->APB1ENR |= RCC_APB1ENR_PWREN;
- PWR->CR |= PWR_CR_VOS;
-
- RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
- #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)
-
- RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
-
- RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
- #endif
- #if defined(STM32F401xx)
-
- RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
-
- RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
- #endif
- #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx)
-
- RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) - 1) << 16) |
- (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
- #endif
- #if defined(STM32F446xx)
-
- RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) - 1) << 16) |
- (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24) | (PLL_R << 28);
- #endif
-
- RCC->CR |= RCC_CR_PLLON;
-
- while ((RCC->CR & RCC_CR_PLLRDY) == 0)
- {
- }
- #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)
-
- PWR->CR |= PWR_CR_ODEN;
- while ((PWR->CSR & PWR_CSR_ODRDY) == 0)
- {
- }
- PWR->CR |= PWR_CR_ODSWEN;
- while ((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
- {
- }
-
- FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
- #endif
- #if defined(STM32F40_41xxx)
-
- FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
- #endif
- #if defined(STM32F401xx)
-
- FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_2WS;
- #endif
-
- RCC->CFGR &= (uint32_t)((uint32_t) ~(RCC_CFGR_SW));
- RCC->CFGR |= RCC_CFGR_SW_PLL;
-
- while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL)
- ;
- {
- }
- }
- else
- {
- }
- #elif defined(STM32F411xE)
- #if defined(USE_HSE_BYPASS)
-
-
-
- __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
-
- RCC->CR |= ((uint32_t)RCC_CR_HSEON | RCC_CR_HSEBYP);
-
- do
- {
- HSEStatus = RCC->CR & RCC_CR_HSERDY;
- StartUpCounter++;
- } while ((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
- if ((RCC->CR & RCC_CR_HSERDY) != RESET)
- {
- HSEStatus = (uint32_t)0x01;
- }
- else
- {
- HSEStatus = (uint32_t)0x00;
- }
- if (HSEStatus == (uint32_t)0x01)
- {
-
- RCC->APB1ENR |= RCC_APB1ENR_PWREN;
- PWR->CR |= PWR_CR_VOS;
-
- RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
-
- RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
-
- RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
-
- RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) - 1) << 16) |
- (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
-
- RCC->CR |= RCC_CR_PLLON;
-
- while ((RCC->CR & RCC_CR_PLLRDY) == 0)
- {
- }
-
- FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_2WS;
-
- RCC->CFGR &= (uint32_t)((uint32_t) ~(RCC_CFGR_SW));
- RCC->CFGR |= RCC_CFGR_SW_PLL;
-
- while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL)
- ;
- {
- }
- }
- else
- {
- }
- #else
-
- RCC->APB1ENR |= RCC_APB1ENR_PWREN;
- PWR->CR |= PWR_CR_VOS;
-
- RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
-
- RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
-
- RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
-
- RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) - 1) << 16) | (PLL_Q << 24);
-
- RCC->CR |= RCC_CR_PLLON;
-
- while ((RCC->CR & RCC_CR_PLLRDY) == 0)
- {
- }
-
- FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_2WS;
-
- RCC->CFGR &= (uint32_t)((uint32_t) ~(RCC_CFGR_SW));
- RCC->CFGR |= RCC_CFGR_SW_PLL;
-
- while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL)
- ;
- {
- }
- #endif
- #endif
- }
- #ifdef DATA_IN_ExtSRAM
- void SystemInit_ExtMemCtl(void)
- {
-
-
-
- RCC->AHB1ENR |= 0x00000078;
-
- GPIOD->AFR[0] = 0x00cc00cc;
- GPIOD->AFR[1] = 0xcccccccc;
-
- GPIOD->MODER = 0xaaaa0a0a;
-
- GPIOD->OSPEEDR = 0xffff0f0f;
-
- GPIOD->OTYPER = 0x00000000;
-
- GPIOD->PUPDR = 0x00000000;
-
- GPIOE->AFR[0] = 0xcccccccc;
- GPIOE->AFR[1] = 0xcccccccc;
-
- GPIOE->MODER = 0xaaaaaaaa;
-
- GPIOE->OSPEEDR = 0xffffffff;
-
- GPIOE->OTYPER = 0x00000000;
-
- GPIOE->PUPDR = 0x00000000;
-
- GPIOF->AFR[0] = 0x00cccccc;
- GPIOF->AFR[1] = 0xcccc0000;
-
- GPIOF->MODER = 0xaa000aaa;
-
- GPIOF->OSPEEDR = 0xff000fff;
-
- GPIOF->OTYPER = 0x00000000;
-
- GPIOF->PUPDR = 0x00000000;
-
- GPIOG->AFR[0] = 0x00cccccc;
- GPIOG->AFR[1] = 0x000000c0;
-
- GPIOG->MODER = 0x00080aaa;
-
- GPIOG->OSPEEDR = 0x000c0fff;
-
- GPIOG->OTYPER = 0x00000000;
-
- GPIOG->PUPDR = 0x00000000;
-
-
- RCC->AHB3ENR |= 0x00000001;
- #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)
-
- FMC_Bank1->BTCR[2] = 0x00001011;
- FMC_Bank1->BTCR[3] = 0x00000201;
- FMC_Bank1E->BWTR[2] = 0x0fffffff;
- #endif
- #if defined(STM32F40_41xxx)
-
- FSMC_Bank1->BTCR[2] = 0x00001011;
- FSMC_Bank1->BTCR[3] = 0x00000201;
- FSMC_Bank1E->BWTR[2] = 0x0fffffff;
- #endif
-
- }
- #endif
- #ifdef DATA_IN_ExtSDRAM
- void SystemInit_ExtMemCtl(void)
- {
- register uint32_t tmpreg = 0, timeout = 0xFFFF;
- register uint32_t index;
-
- RCC->AHB1ENR |= 0x000001FC;
-
- GPIOC->AFR[0] = 0x0000000c;
- GPIOC->AFR[1] = 0x00007700;
-
- GPIOC->MODER = 0x00a00002;
-
- GPIOC->OSPEEDR = 0x00a00002;
-
- GPIOC->OTYPER = 0x00000000;
-
- GPIOC->PUPDR = 0x00500000;
-
- GPIOD->AFR[0] = 0x000000CC;
- GPIOD->AFR[1] = 0xCC000CCC;
-
- GPIOD->MODER = 0xA02A000A;
-
- GPIOD->OSPEEDR = 0xA02A000A;
-
- GPIOD->OTYPER = 0x00000000;
-
- GPIOD->PUPDR = 0x00000000;
-
- GPIOE->AFR[0] = 0xC00000CC;
- GPIOE->AFR[1] = 0xCCCCCCCC;
-
- GPIOE->MODER = 0xAAAA800A;
-
- GPIOE->OSPEEDR = 0xAAAA800A;
-
- GPIOE->OTYPER = 0x00000000;
-
- GPIOE->PUPDR = 0x00000000;
-
- GPIOF->AFR[0] = 0xcccccccc;
- GPIOF->AFR[1] = 0xcccccccc;
-
- GPIOF->MODER = 0xAA800AAA;
-
- GPIOF->OSPEEDR = 0xAA800AAA;
-
- GPIOF->OTYPER = 0x00000000;
-
- GPIOF->PUPDR = 0x00000000;
-
- GPIOG->AFR[0] = 0xcccccccc;
- GPIOG->AFR[1] = 0xcccccccc;
-
- GPIOG->MODER = 0xaaaaaaaa;
-
- GPIOG->OSPEEDR = 0xaaaaaaaa;
-
- GPIOG->OTYPER = 0x00000000;
-
- GPIOG->PUPDR = 0x00000000;
-
- GPIOH->AFR[0] = 0x00C0CC00;
- GPIOH->AFR[1] = 0xCCCCCCCC;
-
- GPIOH->MODER = 0xAAAA08A0;
-
- GPIOH->OSPEEDR = 0xAAAA08A0;
-
- GPIOH->OTYPER = 0x00000000;
-
- GPIOH->PUPDR = 0x00000000;
-
- GPIOI->AFR[0] = 0xCCCCCCCC;
- GPIOI->AFR[1] = 0x00000CC0;
-
- GPIOI->MODER = 0x0028AAAA;
-
- GPIOI->OSPEEDR = 0x0028AAAA;
-
- GPIOI->OTYPER = 0x00000000;
-
- GPIOI->PUPDR = 0x00000000;
-
-
- RCC->AHB3ENR |= 0x00000001;
-
- FMC_Bank5_6->SDCR[0] = 0x000039D0;
- FMC_Bank5_6->SDTR[0] = 0x01115351;
-
-
- FMC_Bank5_6->SDCMR = 0x00000011;
- tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
- while ((tmpreg != 0) & (timeout-- > 0))
- {
- tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
- }
-
- for (index = 0; index < 1000; index++)
- ;
-
- FMC_Bank5_6->SDCMR = 0x00000012;
- timeout = 0xFFFF;
- while ((tmpreg != 0) & (timeout-- > 0))
- {
- tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
- }
-
- FMC_Bank5_6->SDCMR = 0x00000073;
- timeout = 0xFFFF;
- while ((tmpreg != 0) & (timeout-- > 0))
- {
- tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
- }
-
- FMC_Bank5_6->SDCMR = 0x00046014;
- timeout = 0xFFFF;
- while ((tmpreg != 0) & (timeout-- > 0))
- {
- tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
- }
-
- tmpreg = FMC_Bank5_6->SDRTR;
- FMC_Bank5_6->SDRTR = (tmpreg | (0x0000027C << 1));
-
- tmpreg = FMC_Bank5_6->SDCR[0];
- FMC_Bank5_6->SDCR[0] = (tmpreg & 0xFFFFFDFF);
-
- }
- #endif
|